[RISCV] Allow lowering of dynamic_stackalloc, stacksave, stackrestore
llvm-svn: 320358
This commit is contained in:
@@ -53,11 +53,16 @@ RISCVTargetLowering::RISCVTargetLowering(const TargetMachine &TM,
|
||||
setLoadExtAction(N, XLenVT, MVT::i1, Promote);
|
||||
|
||||
// TODO: add all necessary setOperationAction calls.
|
||||
setOperationAction(ISD::DYNAMIC_STACKALLOC, XLenVT, Expand);
|
||||
|
||||
setOperationAction(ISD::BR_JT, MVT::Other, Expand);
|
||||
setOperationAction(ISD::BR_CC, XLenVT, Expand);
|
||||
setOperationAction(ISD::SELECT, XLenVT, Custom);
|
||||
setOperationAction(ISD::SELECT_CC, XLenVT, Expand);
|
||||
|
||||
setOperationAction(ISD::STACKSAVE, MVT::Other, Expand);
|
||||
setOperationAction(ISD::STACKRESTORE, MVT::Other, Expand);
|
||||
|
||||
for (auto VT : {MVT::i1, MVT::i8, MVT::i16})
|
||||
setOperationAction(ISD::SIGN_EXTEND_INREG, VT, Expand);
|
||||
|
||||
|
||||
65
llvm/test/CodeGen/RISCV/alloca.ll
Normal file
65
llvm/test/CodeGen/RISCV/alloca.ll
Normal file
@@ -0,0 +1,65 @@
|
||||
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||||
; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s \
|
||||
; RUN: | FileCheck %s -check-prefix=RV32I
|
||||
|
||||
declare void @notdead(i8*)
|
||||
|
||||
; These tests must ensure the stack pointer is restored using the frame
|
||||
; pointer
|
||||
|
||||
define void @simple_alloca(i32 %n) nounwind {
|
||||
; RV32I-LABEL: simple_alloca:
|
||||
; RV32I: # %bb.0:
|
||||
; RV32I-NEXT: addi sp, sp, -16
|
||||
; RV32I-NEXT: sw ra, 12(sp)
|
||||
; RV32I-NEXT: sw s0, 8(sp)
|
||||
; RV32I-NEXT: addi s0, sp, 16
|
||||
; RV32I-NEXT: addi a0, a0, 15
|
||||
; RV32I-NEXT: andi a0, a0, -16
|
||||
; RV32I-NEXT: sub a0, sp, a0
|
||||
; RV32I-NEXT: addi sp, a0, 0
|
||||
; RV32I-NEXT: lui a1, %hi(notdead)
|
||||
; RV32I-NEXT: addi a1, a1, %lo(notdead)
|
||||
; RV32I-NEXT: jalr ra, a1, 0
|
||||
; RV32I-NEXT: addi sp, s0, -16
|
||||
; RV32I-NEXT: lw s0, 8(sp)
|
||||
; RV32I-NEXT: lw ra, 12(sp)
|
||||
; RV32I-NEXT: addi sp, sp, 16
|
||||
; RV32I-NEXT: jalr zero, ra, 0
|
||||
%1 = alloca i8, i32 %n
|
||||
call void @notdead(i8* %1)
|
||||
ret void
|
||||
}
|
||||
|
||||
declare i8* @llvm.stacksave()
|
||||
declare void @llvm.stackrestore(i8*)
|
||||
|
||||
define void @scoped_alloca(i32 %n) nounwind {
|
||||
; RV32I-LABEL: scoped_alloca:
|
||||
; RV32I: # %bb.0:
|
||||
; RV32I-NEXT: addi sp, sp, -16
|
||||
; RV32I-NEXT: sw ra, 12(sp)
|
||||
; RV32I-NEXT: sw s0, 8(sp)
|
||||
; RV32I-NEXT: sw s1, 4(sp)
|
||||
; RV32I-NEXT: addi s0, sp, 16
|
||||
; RV32I-NEXT: addi s1, sp, 0
|
||||
; RV32I-NEXT: addi a0, a0, 15
|
||||
; RV32I-NEXT: andi a0, a0, -16
|
||||
; RV32I-NEXT: sub a0, sp, a0
|
||||
; RV32I-NEXT: addi sp, a0, 0
|
||||
; RV32I-NEXT: lui a1, %hi(notdead)
|
||||
; RV32I-NEXT: addi a1, a1, %lo(notdead)
|
||||
; RV32I-NEXT: jalr ra, a1, 0
|
||||
; RV32I-NEXT: addi sp, s1, 0
|
||||
; RV32I-NEXT: addi sp, s0, -16
|
||||
; RV32I-NEXT: lw s1, 4(sp)
|
||||
; RV32I-NEXT: lw s0, 8(sp)
|
||||
; RV32I-NEXT: lw ra, 12(sp)
|
||||
; RV32I-NEXT: addi sp, sp, 16
|
||||
; RV32I-NEXT: jalr zero, ra, 0
|
||||
%sp = call i8* @llvm.stacksave()
|
||||
%addr = alloca i8, i32 %n
|
||||
call void @notdead(i8* %addr)
|
||||
call void @llvm.stackrestore(i8* %sp)
|
||||
ret void
|
||||
}
|
||||
Reference in New Issue
Block a user