caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
31,724 Commits 1 Branch 0 Tags
da17029218cf0c19cf0341dda1ba557471e33871
Commit Graph

3543 Commits

Author SHA1 Message Date
Chris Lattner
46d710e6ea Fold (X & C1) | (Y & C2) -> (X|Y) & C3 when possible. 
This implements CodeGen/X86/and-or-fold.ll

llvm-svn: 30379
 2006-09-14 21:11:37 +00:00
Chris Lattner
97614c86ce Split rotate matching code out to its own function. Make it stronger, by 
matching things like ((x >> c1) & c2) | ((x << c3) & c4) to (rot x, c5) & c6

llvm-svn: 30376
 2006-09-14 20:50:57 +00:00
Evan Cheng
616aa548b2 Use getOffset() instead. 
llvm-svn: 30327
 2006-09-14 07:41:12 +00:00
Evan Cheng
2ad050fb3e Use MachineConstantPoolEntry getOffset() and getType() accessors. 
llvm-svn: 30326
 2006-09-14 07:35:00 +00:00
Evan Cheng
4f9299552b A MachineConstantPool may have mixed Constant* and MachineConstantPoolValue* values. 
llvm-svn: 30316
 2006-09-14 05:50:57 +00:00
Chris Lattner
84cc1f7cb8 If LSR went through a lot of trouble to put constants (e.g. the addr of a global 
in a specific BB, don't undo this!).  This allows us to compile
CodeGen/X86/loop-hoist.ll into:

_foo:
        xorl %eax, %eax
***     movl L_Arr$non_lazy_ptr, %ecx
        movl 4(%esp), %edx
LBB1_1: #cond_true
        movl %eax, (%ecx,%eax,4)
        incl %eax
        cmpl %edx, %eax
        jne LBB1_1      #cond_true
LBB1_2: #return
        ret

instead of:

_foo:
        xorl %eax, %eax
        movl 4(%esp), %ecx
LBB1_1: #cond_true
***     movl L_Arr$non_lazy_ptr, %edx
        movl %eax, (%edx,%eax,4)
        incl %eax
        cmpl %ecx, %eax
        jne LBB1_1      #cond_true
LBB1_2: #return
        ret

This was noticed in 464.h264ref.  This doesn't usually affect PPC,
but strikes X86 all the time.

llvm-svn: 30290
 2006-09-13 06:02:42 +00:00
Chris Lattner
72b503bcad Compile X << 1 (where X is a long-long) to: 
addl %ecx, %ecx
        adcl %eax, %eax

instead of:

        movl %ecx, %edx
        addl %edx, %edx
        shrl $31, %ecx
        addl %eax, %eax
        orl %ecx, %eax

and to:

        addc r5, r5, r5
        adde r4, r4, r4

instead of:

        slwi r2,r9,1
        srwi r0,r11,31
        slwi r3,r11,1
        or r2,r0,r2

on PPC.

llvm-svn: 30284
 2006-09-13 03:50:39 +00:00
Evan Cheng
45fe3bc72c Added support for machine specific constantpool values. These are useful for 
representing expressions that can only be resolved at link time, etc.

llvm-svn: 30278
 2006-09-12 21:00:35 +00:00
Nate Begeman
a0d95a8da9 Behold, more work on relocations. Things are looking pretty good now. 
llvm-svn: 30240
 2006-09-10 23:03:44 +00:00
Chris Lattner
2e0dfb0b16 This code was trying too hard. By eliminating redundant edges in the CFG 
due to switch cases going to the same place, it make #pred != #phi entries,
breaking live interval analysis.

This fixes 458.sjeng on x86 with llc.

llvm-svn: 30236
 2006-09-10 06:36:57 +00:00
Chris Lattner
f0359b343a Implement the fpowi now by lowering to a libcall 
llvm-svn: 30225
 2006-09-09 06:03:30 +00:00
Chris Lattner
e4bbb6c341 Allow targets to custom lower expanded BIT_CONVERT's 
llvm-svn: 30217
 2006-09-09 00:20:27 +00:00
Nate Begeman
69df6132d7 First pass at supporting relocations. Relocations are written correctly to 
the file now, however the relocated address is currently wrong.  Fixing
that will require some deep pondering.

llvm-svn: 30207
 2006-09-08 22:42:09 +00:00
Chris Lattner
b2e7316b2d Non-allocatable physregs can be killed and dead, but don't treat them as 
safe for later allocation.  This fixes McCat/18-imp with llc-beta.

llvm-svn: 30204
 2006-09-08 20:21:31 +00:00
Chris Lattner
050c64c51d This fixes Benchmarks/Prolangs-C/unix-smail 
llvm-svn: 30198
 2006-09-08 19:11:11 +00:00
Chris Lattner
9b1a6ebf20 Fix a bunch of llc-beta failures on x86 yesterday. Don't allow selection 
of unallocatable registers, just because an alias is allocatable.  We were
picking registers like SIL just because ESI was being used.

llvm-svn: 30197
 2006-09-08 19:03:30 +00:00
Jim Laskey
261779bb45 Make target asm info a property of the target machine. 
llvm-svn: 30162
 2006-09-07 22:06:40 +00:00
Evan Cheng
95b3dde8bb Fix pasto that was breaking x86 tests. 
llvm-svn: 30151
 2006-09-07 18:50:20 +00:00
Chris Lattner
707339a57b Fix CodeGen/Generic/2006-09-06-SwitchLowering.ll, a bug where SDIsel inserted 
too many phi operands when lowering a switch to branches in some cases.

llvm-svn: 30142
 2006-09-07 01:59:34 +00:00
Jim Laskey
a6211dcdad Separate target specific asm properties from the asm printers. 
llvm-svn: 30126
 2006-09-06 18:34:40 +00:00
Evan Cheng
ddfb10b5af Only call isUse/isDef on register operands 
llvm-svn: 30122
 2006-09-05 20:32:06 +00:00
Chris Lattner
2cb238320d Only call isUse/isDef on register operands 
llvm-svn: 30118
 2006-09-05 20:19:27 +00:00
Chris Lattner
45456d44e3 Don't call isDef on non-registers 
llvm-svn: 30117
 2006-09-05 20:02:51 +00:00
Chris Lattner
0dce3311c4 Change the default to 0, which means 'default'. 
llvm-svn: 30114
 2006-09-05 17:39:15 +00:00
Chris Lattner
af23f9b5f6 Completely eliminate def&use operands. Now a register operand is EITHER a 
def operand or a use operand.

llvm-svn: 30109
 2006-09-05 02:31:13 +00:00
Chris Lattner
13a5dcddce Fix a long-standing wart in the code generator: two-address instruction lowering 
actually *removes* one of the operands, instead of just assigning both operands
the same register.  This make reasoning about instructions unnecessarily complex,
because you need to know if you are before or after register allocation to match
up operand #'s with the target description file.

Changing this also gets rid of a bunch of hacky code in various places.

This patch also includes changes to fold loads into cmp/test instructions in
the X86 backend, along with a significant simplification to the X86 spill
folding code.

llvm-svn: 30108
 2006-09-05 02:12:02 +00:00
Chris Lattner
1eed04d1fb Correct fix for a crasher on functions with live in values 
llvm-svn: 30099
 2006-09-04 18:27:40 +00:00
Chris Lattner
bff0b5969f Hack around a regression I introduced yesterday 
llvm-svn: 30098
 2006-09-04 18:20:15 +00:00
Duraid Madina
373be1d1a2 forgot this 
llvm-svn: 30097
 2006-09-04 07:44:11 +00:00
Duraid Madina
cf6749e4c0 add setJumpBufSize() and setJumpBufAlignment() to target-lowering. 
Call these from your backend to enjoy setjmp/longjmp goodness, see
lib/Target/IA64/IA64ISelLowering.cpp for an example

llvm-svn: 30095
 2006-09-04 06:21:35 +00:00
Chris Lattner
a916db12e4 new file 
llvm-svn: 30082
 2006-09-04 04:16:09 +00:00
Chris Lattner
8584e940b8 Avoid beating on the mi2i map when we know the answer already. 
llvm-svn: 30066
 2006-09-03 08:07:11 +00:00
Chris Lattner
774785a79d minor speedup 
llvm-svn: 30065
 2006-09-03 07:53:50 +00:00
Chris Lattner
7cc20d418b Fix Regression/CodeGen/Generic/2006-09-02-LocalAllocCrash.ll on X86. 
Just because an alias of a register is available, it doesn't mean that we
can arbitrarily evict the register.

llvm-svn: 30064
 2006-09-03 07:15:37 +00:00
Chris Lattner
bd79458b0e When deleting a machine instruction, make sure to remove it from the 
livevariables information.  This fixes several regalloc=local failures on x86

llvm-svn: 30062
 2006-09-03 00:06:08 +00:00
Chris Lattner
f8f724a2b1 Move two methods out of line, make them work when the record for a machine 
instruction includes physregs.

llvm-svn: 30061
 2006-09-03 00:05:09 +00:00
Chris Lattner
f2ce949ae9 improve compat with certain versions of GCC (on cygwin?) 
llvm-svn: 30054
 2006-09-02 17:37:30 +00:00
Chris Lattner
75742e532a Iteration is required for some cases, even if they don't occur in crafty. 
Restore it, which re-fixes X86/2006-08-21-ExtraMovInst.ll

llvm-svn: 30050
 2006-09-02 05:32:53 +00:00
Chris Lattner
5a56d30906 When joining two intervals where the RHS is really simple, use a light-weight 
method for joining the live ranges instead of the fully-general one.

llvm-svn: 30049
 2006-09-02 05:26:59 +00:00
Evan Cheng
e93762d36e Allow legalizer to expand ISD::MUL using only MULHS in the rare case that is 
possible and the target only supports MULHS.

llvm-svn: 30022
 2006-09-01 18:17:58 +00:00
Jim Laskey
5352d0cc4d Corrections. 
llvm-svn: 30021
 2006-09-01 12:55:05 +00:00
Chris Lattner
93c067dc2d Pull some code out of a hot recursive function because the common case doesn't 
need recursion.

llvm-svn: 30015
 2006-09-01 07:00:23 +00:00
Chris Lattner
3eac2c87aa Reserve space in the ValueNumberInfo vector. This speeds up live interval 
analysis 16% on crafty.

Wrap long lines.

llvm-svn: 30012
 2006-09-01 06:10:18 +00:00
Chris Lattner
f765351978 Iterative coallescing doesn't buy us anything (we get identical results on 
crafty with and without it).  Removing it speeds up live intervals 6%.

llvm-svn: 30010
 2006-09-01 04:02:42 +00:00
Evan Cheng
31305c45da DAG combiner fix for rotates. Previously the outer-most condition checks 
for ROTL availability. This prevents it from forming ROTR for targets that
has ROTR only.

llvm-svn: 29997
 2006-08-31 07:41:12 +00:00
Chris Lattner
a700a19d04 Add a special case that speeds up coallescing a bit, but not enough. 
llvm-svn: 29996
 2006-08-31 06:48:26 +00:00
Chris Lattner
78cca7243c Delete copies as they are coallesced instead of waiting until the end. 
llvm-svn: 29995
 2006-08-31 05:58:59 +00:00
Chris Lattner
aa36808fd3 avoid calling the virtual isMoveInstr method endlessly by caching its results. 
llvm-svn: 29994
 2006-08-31 05:54:43 +00:00
Chris Lattner
cb74860cce Fix a compiler crash bootstrapping llvm-gcc. 
llvm-svn: 29989
 2006-08-30 23:02:29 +00:00
Chris Lattner
34434e97c9 Teach the coallescer to coallesce live intervals joined by an arbitrary 
number of copies, potentially defining live ranges that appear to have
differing value numbers that become identical when coallsced.  Among other
things, this fixes CodeGen/X86/shift-coalesce.ll and PR687.

llvm-svn: 29968
 2006-08-29 23:18:15 +00:00