5403c59c60
The LIT test cases were migrated with the script provided by Nikita Popov. Due to the size of the change it is split into several parts. Reviewed By: nemanja, nikic Differential Revision: https://reviews.llvm.org/D135474
96 lines
2.9 KiB
LLVM
96 lines
2.9 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
|
|
; RUN: -mcpu=pwr8 < %s | FileCheck %s
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-ibm-aix-xcoff -mcpu=pwr8 \
|
|
; RUN: < %s -vec-extabi | FileCheck %s
|
|
|
|
%class.PB2 = type { [1 x i32], ptr }
|
|
%class.PB1 = type { [1 x i32], i64, i64, i32 }
|
|
|
|
; Function Attrs: norecurse nounwind readonly
|
|
define zeroext i1 @test1(ptr %s_a, ptr %s_b) local_unnamed_addr #0 {
|
|
; CHECK-LABEL: test1:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: lwz 3, 0(3)
|
|
; CHECK-NEXT: lwz 4, 0(4)
|
|
; CHECK-NEXT: rlwinm 3, 3, 0, 28, 28
|
|
; CHECK-NEXT: rlwinm 4, 4, 0, 28, 28
|
|
; CHECK-NEXT: sub 3, 3, 4
|
|
; CHECK-NEXT: rldicl 3, 3, 1, 63
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%0 = load i32, ptr %s_a, align 8, !tbaa !1
|
|
%and.i = and i32 %0, 8
|
|
%1 = load i32, ptr %s_b, align 8, !tbaa !1
|
|
%and.i4 = and i32 %1, 8
|
|
%cmp.i5 = icmp ult i32 %and.i, %and.i4
|
|
ret i1 %cmp.i5
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readonly
|
|
define zeroext i1 @test2(ptr %s_a, ptr %s_b) local_unnamed_addr #0 {
|
|
; CHECK-LABEL: test2:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: lwz 3, 0(3)
|
|
; CHECK-NEXT: lwz 4, 0(4)
|
|
; CHECK-NEXT: rlwinm 3, 3, 0, 28, 28
|
|
; CHECK-NEXT: rlwinm 4, 4, 0, 28, 28
|
|
; CHECK-NEXT: sub 3, 4, 3
|
|
; CHECK-NEXT: not 3, 3
|
|
; CHECK-NEXT: rldicl 3, 3, 1, 63
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%0 = load i32, ptr %s_a, align 8, !tbaa !1
|
|
%and.i = and i32 %0, 8
|
|
%1 = load i32, ptr %s_b, align 8, !tbaa !1
|
|
%and.i4 = and i32 %1, 8
|
|
%cmp.i5 = icmp ule i32 %and.i, %and.i4
|
|
ret i1 %cmp.i5
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readonly
|
|
define zeroext i1 @test3(ptr %s_a, ptr %s_b) local_unnamed_addr #0 {
|
|
; CHECK-LABEL: test3:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: lwz 3, 0(3)
|
|
; CHECK-NEXT: lwz 4, 0(4)
|
|
; CHECK-NEXT: rlwinm 3, 3, 0, 28, 28
|
|
; CHECK-NEXT: rlwinm 4, 4, 0, 28, 28
|
|
; CHECK-NEXT: sub 3, 4, 3
|
|
; CHECK-NEXT: rldicl 3, 3, 1, 63
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%0 = load i32, ptr %s_a, align 8, !tbaa !1
|
|
%and.i = and i32 %0, 8
|
|
%1 = load i32, ptr %s_b, align 8, !tbaa !1
|
|
%and.i4 = and i32 %1, 8
|
|
%cmp.i5 = icmp ugt i32 %and.i, %and.i4
|
|
ret i1 %cmp.i5
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readonly
|
|
define zeroext i1 @test4(ptr %s_a, ptr %s_b) local_unnamed_addr #0 {
|
|
; CHECK-LABEL: test4:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: lwz 3, 0(3)
|
|
; CHECK-NEXT: lwz 4, 0(4)
|
|
; CHECK-NEXT: rlwinm 3, 3, 0, 28, 28
|
|
; CHECK-NEXT: rlwinm 4, 4, 0, 28, 28
|
|
; CHECK-NEXT: sub 3, 3, 4
|
|
; CHECK-NEXT: not 3, 3
|
|
; CHECK-NEXT: rldicl 3, 3, 1, 63
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%0 = load i32, ptr %s_a, align 8, !tbaa !1
|
|
%and.i = and i32 %0, 8
|
|
%1 = load i32, ptr %s_b, align 8, !tbaa !1
|
|
%and.i4 = and i32 %1, 8
|
|
%cmp.i5 = icmp uge i32 %and.i, %and.i4
|
|
ret i1 %cmp.i5
|
|
}
|
|
|
|
!1 = !{!2, !2, i64 0}
|
|
!2 = !{!"int", !3, i64 0}
|
|
!3 = !{!"omnipotent char", !4, i64 0}
|
|
!4 = !{!"Simple C++ TBAA"}
|