70a64fe7b1
This extension does not appear to be on its way to ratification. Out of the unratified bitmanip extensions, this one had the largest impact on the compiler. Posting this patch to start a discussion about whether we should remove these extensions. We'll talk more at the RISC-V sync meeting this Thursday. Reviewed By: asb, reames Differential Revision: https://reviews.llvm.org/D133834
85 lines
2.4 KiB
LLVM
85 lines
2.4 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s \
|
|
; RUN: | FileCheck -check-prefix=RV32I %s
|
|
; RUN: llc -mtriple=riscv64 -verify-machineinstrs < %s \
|
|
; RUN: | FileCheck -check-prefix=RV64I %s
|
|
|
|
;; There are a few different ways to lower (select (or A, B), X, Y). This test
|
|
;; ensures that we do so with as few branches as possible.
|
|
|
|
define signext i32 @select_of_or(i1 zeroext %a, i1 zeroext %b, i32 signext %c, i32 signext %d) nounwind {
|
|
; RV32I-LABEL: select_of_or:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: or a1, a0, a1
|
|
; RV32I-NEXT: mv a0, a2
|
|
; RV32I-NEXT: bnez a1, .LBB0_2
|
|
; RV32I-NEXT: # %bb.1:
|
|
; RV32I-NEXT: mv a0, a3
|
|
; RV32I-NEXT: .LBB0_2:
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: select_of_or:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: or a1, a0, a1
|
|
; RV64I-NEXT: mv a0, a2
|
|
; RV64I-NEXT: bnez a1, .LBB0_2
|
|
; RV64I-NEXT: # %bb.1:
|
|
; RV64I-NEXT: mv a0, a3
|
|
; RV64I-NEXT: .LBB0_2:
|
|
; RV64I-NEXT: ret
|
|
%1 = or i1 %a, %b
|
|
%2 = select i1 %1, i32 %c, i32 %d
|
|
ret i32 %2
|
|
}
|
|
|
|
declare signext i32 @either() nounwind
|
|
declare signext i32 @neither() nounwind
|
|
|
|
define signext i32 @if_of_or(i1 zeroext %a, i1 zeroext %b) nounwind {
|
|
; RV32I-LABEL: if_of_or:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: addi sp, sp, -16
|
|
; RV32I-NEXT: sw ra, 12(sp) # 4-byte Folded Spill
|
|
; RV32I-NEXT: or a0, a0, a1
|
|
; RV32I-NEXT: beqz a0, .LBB1_2
|
|
; RV32I-NEXT: # %bb.1: # %if.then
|
|
; RV32I-NEXT: call either@plt
|
|
; RV32I-NEXT: j .LBB1_3
|
|
; RV32I-NEXT: .LBB1_2: # %if.else
|
|
; RV32I-NEXT: call neither@plt
|
|
; RV32I-NEXT: .LBB1_3: # %if.end
|
|
; RV32I-NEXT: lw ra, 12(sp) # 4-byte Folded Reload
|
|
; RV32I-NEXT: addi sp, sp, 16
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: if_of_or:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: addi sp, sp, -16
|
|
; RV64I-NEXT: sd ra, 8(sp) # 8-byte Folded Spill
|
|
; RV64I-NEXT: or a0, a0, a1
|
|
; RV64I-NEXT: beqz a0, .LBB1_2
|
|
; RV64I-NEXT: # %bb.1: # %if.then
|
|
; RV64I-NEXT: call either@plt
|
|
; RV64I-NEXT: j .LBB1_3
|
|
; RV64I-NEXT: .LBB1_2: # %if.else
|
|
; RV64I-NEXT: call neither@plt
|
|
; RV64I-NEXT: .LBB1_3: # %if.end
|
|
; RV64I-NEXT: ld ra, 8(sp) # 8-byte Folded Reload
|
|
; RV64I-NEXT: addi sp, sp, 16
|
|
; RV64I-NEXT: ret
|
|
%1 = or i1 %a, %b
|
|
br i1 %1, label %if.then, label %if.else
|
|
|
|
if.then:
|
|
%2 = tail call i32 @either()
|
|
br label %if.end
|
|
|
|
if.else:
|
|
%3 = tail call i32 @neither()
|
|
br label %if.end
|
|
|
|
if.end:
|
|
%4 = phi i32 [%2, %if.then], [%3, %if.else]
|
|
ret i32 %4
|
|
}
|