Files
clang-p2996/llvm/test/CodeGen/SystemZ/pr36164.ll
Kai Nacke a1710eb3cd [SystemZ][NFC] Opaque pointer migration.
The LIT test cases were migrated with the script provided by
Nikita Popov.

No manual changes were made. Committed without review since
no functional changes, after consultation with uweigand.
2022-10-11 21:09:43 +00:00

99 lines
3.5 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc %s -o - -mtriple=s390x-linux-gnu -mcpu=z13 -disable-basic-aa | FileCheck %s
; This test checks that we do not a reference to a deleted node.
%0 = type { i32 }
@g_11 = external dso_local unnamed_addr global i1, align 4
@g_69 = external dso_local global i32, align 4
@g_73 = external dso_local unnamed_addr global i32, align 4
@g_832 = external dso_local constant %0, align 4
@g_938 = external dso_local unnamed_addr global i64, align 8
; Function Attrs: nounwind
define void @main() local_unnamed_addr #0 {
; CHECK-LABEL: main:
; CHECK: # %bb.0:
; CHECK-NEXT: lhi %r0, 1
; CHECK-NEXT: larl %r1, g_938
; CHECK-NEXT: lhi %r2, 0
; CHECK-NEXT: lhi %r3, 4
; CHECK-NEXT: larl %r4, g_11
; CHECK-NEXT: .LBB0_1: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: strl %r0, g_73
; CHECK-NEXT: strl %r2, g_69
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: agsi 0(%r1), 24
; CHECK-NEXT: lrl %r5, g_832
; CHECK-NEXT: strl %r3, g_69
; CHECK-NEXT: mvi 0(%r4), 1
; CHECK-NEXT: j .LBB0_1
br label %1
; <label>:1: ; preds = %1, %0
store i32 1, ptr @g_73, align 4
%2 = load i64, ptr @g_938, align 8
store i32 0, ptr @g_69, align 4
%3 = load volatile i32, ptr @g_832, align 4
%4 = load volatile i32, ptr @g_832, align 4
%5 = load volatile i32, ptr @g_832, align 4
%6 = load volatile i32, ptr @g_832, align 4
store i32 1, ptr @g_69, align 4
%7 = load volatile i32, ptr @g_832, align 4
%8 = load volatile i32, ptr @g_832, align 4
store i32 3, ptr @g_69, align 4
%9 = load volatile i32, ptr @g_832, align 4
%10 = load volatile i32, ptr @g_832, align 4
store i32 1, ptr @g_69, align 4
%11 = load volatile i32, ptr @g_832, align 4
store i32 2, ptr @g_69, align 4
%12 = load volatile i32, ptr @g_832, align 4
store i32 3, ptr @g_69, align 4
%13 = load volatile i32, ptr @g_832, align 4
store i32 0, ptr @g_69, align 4
%14 = load volatile i32, ptr @g_832, align 4
%15 = load volatile i32, ptr @g_832, align 4
%16 = load volatile i32, ptr @g_832, align 4
%17 = load volatile i32, ptr @g_832, align 4
store i32 1, ptr @g_69, align 4
%18 = load volatile i32, ptr @g_832, align 4
store i32 2, ptr @g_69, align 4
%19 = load volatile i32, ptr @g_832, align 4
store i32 3, ptr @g_69, align 4
%20 = load volatile i32, ptr @g_832, align 4
store i32 0, ptr @g_69, align 4
%21 = load volatile i32, ptr @g_832, align 4
store i32 1, ptr @g_69, align 4
%22 = load volatile i32, ptr @g_832, align 4
store i32 2, ptr @g_69, align 4
%23 = load volatile i32, ptr @g_832, align 4
store i32 3, ptr @g_69, align 4
%24 = add i64 %2, 24
store i64 %24, ptr @g_938, align 8
%25 = load volatile i32, ptr @g_832, align 4
store i32 4, ptr @g_69, align 4
store i1 true, ptr @g_11, align 4
br label %1
}