Files
clang-p2996/llvm/test/CodeGen/AArch64
Adam Nemet c5779460f4 [AArch64] Avoid partial register writes on lane 0 of BUILD_VECTOR for i8/i16/f16
This further improves Ahmed's change in rL299482.  See the new comment for the
rationale.

The patch recovers most of the regression for bzip2 after D31965. We're down
to +2.68% from +6.97%.

Differential Revision: https://reviews.llvm.org/D32028

llvm-svn: 300276
2017-04-13 23:32:47 +00:00
..
2016-10-26 18:49:16 +00:00
2017-03-07 19:42:40 +00:00
2016-10-18 20:41:30 +00:00
2016-05-26 12:42:55 +00:00
2017-03-07 19:42:40 +00:00