f5465f98d2
Summary: KTEST has weird flag behavior. The Z flag is set for all bits in the AND of the k-registers being 0, and the C flag is set for all bits being 1. All other flags are cleared. We currently emit this instruction in EmitTEST and don't check the condition code. This can lead to strange things like using the S flag after a KTEST for a signed compare. The domain reassignment pass can also transform TEST instructions into KTEST and is not protected against the flag usage either. For now I've disabled this part of the domain reassignment pass. I tried to comment out the checks in the mir test so that we could recover them later, but I couldn't figure out how to get that to work. This patch moves the KTEST handling into LowerSETCC and now creates a ktest+x86setcc. I've chosen this approach because I'd like to add support for the C flag for all ones in a followup patch. To do that requires that I can rewrite the condition code going in the x86setcc to be different than the original SETCC condition code. This fixes PR36182. I'll file a PR to fix domain reassignment once this goes in. Should this be merged to 6.0? Reviewers: spatel, guyblank, RKSimon, zvi Reviewed By: guyblank Subscribers: llvm-commits Differential Revision: https://reviews.llvm.org/D42770 llvm-svn: 324576
860 lines
29 KiB
YAML
860 lines
29 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -run-pass x86-domain-reassignment -mtriple=x86_64-unknown-unknown -mattr=+avx512f,+avx512bw,+avx512dq -o - %s | FileCheck %s
|
|
--- |
|
|
; ModuleID = '../test/CodeGen/X86/gpr-to-mask.ll'
|
|
source_filename = "../test/CodeGen/X86/gpr-to-mask.ll"
|
|
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
|
|
target triple = "x86_64-unknown-unknown"
|
|
|
|
define void @test_fcmp_storefloat(i1 %cond, float* %fptr, float %f1, float %f2, float %f3, float %f4, float %f5, float %f6) #0 {
|
|
entry:
|
|
br i1 %cond, label %if, label %else
|
|
|
|
if: ; preds = %entry
|
|
%cmp1 = fcmp oeq float %f3, %f4
|
|
br label %exit
|
|
|
|
else: ; preds = %entry
|
|
%cmp2 = fcmp oeq float %f5, %f6
|
|
br label %exit
|
|
|
|
exit: ; preds = %else, %if
|
|
%val = phi i1 [ %cmp1, %if ], [ %cmp2, %else ]
|
|
%selected = select i1 %val, float %f1, float %f2
|
|
store float %selected, float* %fptr
|
|
ret void
|
|
}
|
|
|
|
define void @test_8bitops() #0 {
|
|
ret void
|
|
}
|
|
define void @test_16bitops() #0 {
|
|
ret void
|
|
}
|
|
define void @test_32bitops() #0 {
|
|
ret void
|
|
}
|
|
define void @test_64bitops() #0 {
|
|
ret void
|
|
}
|
|
define void @test_16bitext() #0 {
|
|
ret void
|
|
}
|
|
define void @test_32bitext() #0 {
|
|
ret void
|
|
}
|
|
define void @test_64bitext() #0 {
|
|
ret void
|
|
}
|
|
...
|
|
---
|
|
name: test_fcmp_storefloat
|
|
alignment: 4
|
|
exposesReturnsTwice: false
|
|
legalized: false
|
|
regBankSelected: false
|
|
selected: false
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: gr8, preferred-register: '' }
|
|
- { id: 1, class: gr8, preferred-register: '' }
|
|
- { id: 2, class: gr8, preferred-register: '' }
|
|
- { id: 3, class: gr32, preferred-register: '' }
|
|
- { id: 4, class: gr64, preferred-register: '' }
|
|
- { id: 5, class: vr128x, preferred-register: '' }
|
|
- { id: 6, class: fr32x, preferred-register: '' }
|
|
- { id: 7, class: fr32x, preferred-register: '' }
|
|
- { id: 8, class: fr32x, preferred-register: '' }
|
|
- { id: 9, class: fr32x, preferred-register: '' }
|
|
- { id: 10, class: fr32x, preferred-register: '' }
|
|
- { id: 11, class: gr8, preferred-register: '' }
|
|
- { id: 12, class: vk1, preferred-register: '' }
|
|
- { id: 13, class: gr32, preferred-register: '' }
|
|
- { id: 14, class: vk1, preferred-register: '' }
|
|
- { id: 15, class: gr32, preferred-register: '' }
|
|
- { id: 16, class: gr32, preferred-register: '' }
|
|
- { id: 17, class: gr32, preferred-register: '' }
|
|
- { id: 18, class: vk1wm, preferred-register: '' }
|
|
- { id: 19, class: vr128x, preferred-register: '' }
|
|
- { id: 20, class: fr128, preferred-register: '' }
|
|
- { id: 21, class: fr128, preferred-register: '' }
|
|
- { id: 22, class: fr32x, preferred-register: '' }
|
|
liveins:
|
|
- { reg: '$edi', virtual-reg: '%3' }
|
|
- { reg: '$rsi', virtual-reg: '%4' }
|
|
- { reg: '$xmm0', virtual-reg: '%5' }
|
|
- { reg: '$xmm1', virtual-reg: '%6' }
|
|
- { reg: '$xmm2', virtual-reg: '%7' }
|
|
- { reg: '$xmm3', virtual-reg: '%8' }
|
|
- { reg: '$xmm4', virtual-reg: '%9' }
|
|
- { reg: '$xmm5', virtual-reg: '%10' }
|
|
frameInfo:
|
|
isFrameAddressTaken: false
|
|
isReturnAddressTaken: false
|
|
hasStackMap: false
|
|
hasPatchPoint: false
|
|
stackSize: 0
|
|
offsetAdjustment: 0
|
|
maxAlignment: 0
|
|
adjustsStack: false
|
|
hasCalls: false
|
|
stackProtector: ''
|
|
maxCallFrameSize: 4294967295
|
|
hasOpaqueSPAdjustment: false
|
|
hasVAStart: false
|
|
hasMustTailInVarArgFunc: false
|
|
savePoint: ''
|
|
restorePoint: ''
|
|
fixedStack:
|
|
stack:
|
|
constants:
|
|
body: |
|
|
; CHECK-LABEL: name: test_fcmp_storefloat
|
|
; CHECK: bb.0.entry:
|
|
; CHECK: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; CHECK: liveins: $edi, $rsi, $xmm0, $xmm1, $xmm2, $xmm3, $xmm4, $xmm5
|
|
; CHECK: [[COPY:%[0-9]+]]:fr32x = COPY $xmm5
|
|
; CHECK: [[COPY1:%[0-9]+]]:fr32x = COPY $xmm4
|
|
; CHECK: [[COPY2:%[0-9]+]]:fr32x = COPY $xmm3
|
|
; CHECK: [[COPY3:%[0-9]+]]:fr32x = COPY $xmm2
|
|
; CHECK: [[COPY4:%[0-9]+]]:fr32x = COPY $xmm1
|
|
; CHECK: [[COPY5:%[0-9]+]]:vr128x = COPY $xmm0
|
|
; CHECK: [[COPY6:%[0-9]+]]:gr64 = COPY $rsi
|
|
; CHECK: [[COPY7:%[0-9]+]]:gr32 = COPY $edi
|
|
; CHECK: [[COPY8:%[0-9]+]]:gr8 = COPY [[COPY7]].sub_8bit
|
|
; CHECK: TEST8ri killed [[COPY8]], 1, implicit-def $eflags
|
|
; CHECK: JE_1 %bb.2, implicit $eflags
|
|
; CHECK: JMP_1 %bb.1
|
|
; CHECK: bb.1.if:
|
|
; CHECK: successors: %bb.3(0x80000000)
|
|
; CHECK: [[VCMPSSZrr:%[0-9]+]]:vk1 = VCMPSSZrr [[COPY3]], [[COPY2]], 0
|
|
; CHECK: [[COPY9:%[0-9]+]]:vk32 = COPY [[VCMPSSZrr]]
|
|
; CHECK: [[COPY10:%[0-9]+]]:vk8 = COPY [[COPY9]]
|
|
; CHECK: JMP_1 %bb.3
|
|
; CHECK: bb.2.else:
|
|
; CHECK: successors: %bb.3(0x80000000)
|
|
; CHECK: [[VCMPSSZrr1:%[0-9]+]]:vk1 = VCMPSSZrr [[COPY1]], [[COPY]], 0
|
|
; CHECK: [[COPY11:%[0-9]+]]:vk32 = COPY [[VCMPSSZrr1]]
|
|
; CHECK: [[COPY12:%[0-9]+]]:vk8 = COPY [[COPY11]]
|
|
; CHECK: bb.3.exit:
|
|
; CHECK: [[PHI:%[0-9]+]]:vk8 = PHI [[COPY12]], %bb.2, [[COPY10]], %bb.1
|
|
; CHECK: [[COPY13:%[0-9]+]]:vk32 = COPY [[PHI]]
|
|
; CHECK: [[COPY14:%[0-9]+]]:vk1wm = COPY [[COPY13]]
|
|
; CHECK: [[COPY15:%[0-9]+]]:vr128x = COPY [[COPY4]]
|
|
; CHECK: [[DEF:%[0-9]+]]:fr128 = IMPLICIT_DEF
|
|
; CHECK: [[VMOVSSZrrk:%[0-9]+]]:fr128 = VMOVSSZrrk [[COPY15]], killed [[COPY14]], killed [[DEF]], [[COPY5]]
|
|
; CHECK: [[COPY16:%[0-9]+]]:fr32x = COPY [[VMOVSSZrrk]]
|
|
; CHECK: VMOVSSZmr [[COPY6]], 1, $noreg, 0, $noreg, killed [[COPY16]] :: (store 4 into %ir.fptr)
|
|
; CHECK: RET 0
|
|
bb.0.entry:
|
|
successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
liveins: $edi, $rsi, $xmm0, $xmm1, $xmm2, $xmm3, $xmm4, $xmm5
|
|
|
|
%10 = COPY $xmm5
|
|
%9 = COPY $xmm4
|
|
%8 = COPY $xmm3
|
|
%7 = COPY $xmm2
|
|
%6 = COPY $xmm1
|
|
%5 = COPY $xmm0
|
|
%4 = COPY $rsi
|
|
%3 = COPY $edi
|
|
%11 = COPY %3.sub_8bit
|
|
TEST8ri killed %11, 1, implicit-def $eflags
|
|
JE_1 %bb.2, implicit $eflags
|
|
JMP_1 %bb.1
|
|
|
|
bb.1.if:
|
|
successors: %bb.3(0x80000000)
|
|
|
|
%14 = VCMPSSZrr %7, %8, 0
|
|
|
|
; check that cross domain copies are replaced with same domain copies.
|
|
|
|
%15 = COPY %14
|
|
%0 = COPY %15.sub_8bit
|
|
JMP_1 %bb.3
|
|
|
|
bb.2.else:
|
|
successors: %bb.3(0x80000000)
|
|
%12 = VCMPSSZrr %9, %10, 0
|
|
|
|
; check that cross domain copies are replaced with same domain copies.
|
|
|
|
%13 = COPY %12
|
|
%1 = COPY %13.sub_8bit
|
|
|
|
bb.3.exit:
|
|
|
|
; check PHI, IMPLICIT_DEF, and INSERT_SUBREG replacers.
|
|
|
|
%2 = PHI %1, %bb.2, %0, %bb.1
|
|
%17 = IMPLICIT_DEF
|
|
%16 = INSERT_SUBREG %17, %2, 1
|
|
%18 = COPY %16
|
|
%19 = COPY %6
|
|
%21 = IMPLICIT_DEF
|
|
%20 = VMOVSSZrrk %19, killed %18, killed %21, %5
|
|
%22 = COPY %20
|
|
VMOVSSZmr %4, 1, $noreg, 0, $noreg, killed %22 :: (store 4 into %ir.fptr)
|
|
RET 0
|
|
|
|
...
|
|
---
|
|
name: test_8bitops
|
|
alignment: 4
|
|
exposesReturnsTwice: false
|
|
legalized: false
|
|
regBankSelected: false
|
|
selected: false
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: gr64, preferred-register: '' }
|
|
- { id: 1, class: vr512, preferred-register: '' }
|
|
- { id: 2, class: vr512, preferred-register: '' }
|
|
- { id: 3, class: vr512, preferred-register: '' }
|
|
- { id: 4, class: vr512, preferred-register: '' }
|
|
- { id: 5, class: vk8, preferred-register: '' }
|
|
- { id: 6, class: gr32, preferred-register: '' }
|
|
- { id: 7, class: gr8, preferred-register: '' }
|
|
- { id: 8, class: gr32, preferred-register: '' }
|
|
- { id: 9, class: gr32, preferred-register: '' }
|
|
- { id: 10, class: vk8wm, preferred-register: '' }
|
|
- { id: 11, class: vr512, preferred-register: '' }
|
|
- { id: 12, class: gr8, preferred-register: '' }
|
|
- { id: 13, class: gr8, preferred-register: '' }
|
|
- { id: 14, class: gr8, preferred-register: '' }
|
|
- { id: 15, class: gr8, preferred-register: '' }
|
|
- { id: 16, class: gr8, preferred-register: '' }
|
|
- { id: 17, class: gr8, preferred-register: '' }
|
|
- { id: 18, class: gr8, preferred-register: '' }
|
|
liveins:
|
|
- { reg: '$rdi', virtual-reg: '%0' }
|
|
- { reg: '$zmm0', virtual-reg: '%1' }
|
|
- { reg: '$zmm1', virtual-reg: '%2' }
|
|
- { reg: '$zmm2', virtual-reg: '%3' }
|
|
- { reg: '$zmm3', virtual-reg: '%4' }
|
|
frameInfo:
|
|
isFrameAddressTaken: false
|
|
isReturnAddressTaken: false
|
|
hasStackMap: false
|
|
hasPatchPoint: false
|
|
stackSize: 0
|
|
offsetAdjustment: 0
|
|
maxAlignment: 0
|
|
adjustsStack: false
|
|
hasCalls: false
|
|
stackProtector: ''
|
|
maxCallFrameSize: 4294967295
|
|
hasOpaqueSPAdjustment: false
|
|
hasVAStart: false
|
|
hasMustTailInVarArgFunc: false
|
|
savePoint: ''
|
|
restorePoint: ''
|
|
fixedStack:
|
|
stack:
|
|
constants:
|
|
body: |
|
|
; CHECK-LABEL: name: test_8bitops
|
|
; CHECK: bb.0:
|
|
; CHECK: successors: %bb.1(0x80000000)
|
|
; CHECK: liveins: $rdi, $zmm0, $zmm1, $zmm2, $zmm3
|
|
; CHECK: [[COPY:%[0-9]+]]:gr64 = COPY $rdi
|
|
; CHECK: [[COPY1:%[0-9]+]]:vr512 = COPY $zmm0
|
|
; CHECK: [[COPY2:%[0-9]+]]:vr512 = COPY $zmm1
|
|
; CHECK: [[COPY3:%[0-9]+]]:vr512 = COPY $zmm2
|
|
; CHECK: [[COPY4:%[0-9]+]]:vr512 = COPY $zmm3
|
|
; CHECK: [[VCMPPDZrri:%[0-9]+]]:vk8 = VCMPPDZrri [[COPY3]], [[COPY4]], 0
|
|
; CHECK: [[COPY5:%[0-9]+]]:vk32 = COPY [[VCMPPDZrri]]
|
|
; CHECK: [[COPY6:%[0-9]+]]:vk8 = COPY [[COPY5]]
|
|
; CHECK: [[KSHIFTRBri:%[0-9]+]]:vk8 = KSHIFTRBri [[COPY6]], 2
|
|
; CHECK: [[KSHIFTLBri:%[0-9]+]]:vk8 = KSHIFTLBri [[KSHIFTRBri]], 1
|
|
; CHECK: [[KNOTBrr:%[0-9]+]]:vk8 = KNOTBrr [[KSHIFTLBri]]
|
|
; CHECK: [[KORBrr:%[0-9]+]]:vk8 = KORBrr [[KNOTBrr]], [[KSHIFTRBri]]
|
|
; CHECK: [[KANDBrr:%[0-9]+]]:vk8 = KANDBrr [[KORBrr]], [[KSHIFTLBri]]
|
|
; CHECK: [[KXORBrr:%[0-9]+]]:vk8 = KXORBrr [[KANDBrr]], [[KSHIFTRBri]]
|
|
; CHECK: [[KADDBrr:%[0-9]+]]:vk8 = KADDBrr [[KXORBrr]], [[KNOTBrr]]
|
|
; CHECK: [[COPY7:%[0-9]+]]:vk32 = COPY [[KADDBrr]]
|
|
; CHECK: [[COPY8:%[0-9]+]]:vk8wm = COPY [[COPY7]]
|
|
; CHECK: [[VMOVAPDZrrk:%[0-9]+]]:vr512 = VMOVAPDZrrk [[COPY2]], killed [[COPY8]], [[COPY1]]
|
|
; CHECK: VMOVAPDZmr [[COPY]], 1, $noreg, 0, $noreg, killed [[VMOVAPDZrrk]]
|
|
; CHECK: bb.1:
|
|
; CHECK: successors: %bb.2(0x80000000)
|
|
; CHECK: bb.2:
|
|
; CHECK: RET 0
|
|
bb.0:
|
|
liveins: $rdi, $zmm0, $zmm1, $zmm2, $zmm3
|
|
|
|
%0 = COPY $rdi
|
|
%1 = COPY $zmm0
|
|
%2 = COPY $zmm1
|
|
%3 = COPY $zmm2
|
|
%4 = COPY $zmm3
|
|
|
|
%5 = VCMPPDZrri %3, %4, 0
|
|
%6 = COPY %5
|
|
%7 = COPY %6.sub_8bit
|
|
|
|
%12 = SHR8ri %7, 2, implicit-def dead $eflags
|
|
%13 = SHL8ri %12, 1, implicit-def dead $eflags
|
|
%14 = NOT8r %13
|
|
%15 = OR8rr %14, %12, implicit-def dead $eflags
|
|
%16 = AND8rr %15, %13, implicit-def dead $eflags
|
|
%17 = XOR8rr %16, %12, implicit-def dead $eflags
|
|
%18 = ADD8rr %17, %14, implicit-def dead $eflags
|
|
|
|
%8 = IMPLICIT_DEF
|
|
%9 = INSERT_SUBREG %8, %18, 1
|
|
%10 = COPY %9
|
|
%11 = VMOVAPDZrrk %2, killed %10, %1
|
|
VMOVAPDZmr %0, 1, $noreg, 0, $noreg, killed %11
|
|
|
|
; FIXME We can't replace TEST with KTEST due to flag differences
|
|
; TEST8rr %18, %18, implicit-def $eflags
|
|
; JE_1 %bb.1, implicit $eflags
|
|
; JMP_1 %bb.2
|
|
|
|
bb.1:
|
|
|
|
bb.2:
|
|
RET 0
|
|
|
|
...
|
|
---
|
|
name: test_16bitops
|
|
alignment: 4
|
|
exposesReturnsTwice: false
|
|
legalized: false
|
|
regBankSelected: false
|
|
selected: false
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: gr64, preferred-register: '' }
|
|
- { id: 1, class: vr512, preferred-register: '' }
|
|
- { id: 2, class: vr512, preferred-register: '' }
|
|
- { id: 3, class: vr512, preferred-register: '' }
|
|
- { id: 4, class: vr512, preferred-register: '' }
|
|
- { id: 5, class: vk16, preferred-register: '' }
|
|
- { id: 6, class: gr32, preferred-register: '' }
|
|
- { id: 7, class: gr16, preferred-register: '' }
|
|
- { id: 8, class: gr32, preferred-register: '' }
|
|
- { id: 9, class: gr32, preferred-register: '' }
|
|
- { id: 10, class: vk16wm, preferred-register: '' }
|
|
- { id: 11, class: vr512, preferred-register: '' }
|
|
- { id: 12, class: gr16, preferred-register: '' }
|
|
- { id: 13, class: gr16, preferred-register: '' }
|
|
- { id: 14, class: gr16, preferred-register: '' }
|
|
- { id: 15, class: gr16, preferred-register: '' }
|
|
- { id: 16, class: gr16, preferred-register: '' }
|
|
- { id: 17, class: gr16, preferred-register: '' }
|
|
liveins:
|
|
- { reg: '$rdi', virtual-reg: '%0' }
|
|
- { reg: '$zmm0', virtual-reg: '%1' }
|
|
- { reg: '$zmm1', virtual-reg: '%2' }
|
|
- { reg: '$zmm2', virtual-reg: '%3' }
|
|
- { reg: '$zmm3', virtual-reg: '%4' }
|
|
frameInfo:
|
|
isFrameAddressTaken: false
|
|
isReturnAddressTaken: false
|
|
hasStackMap: false
|
|
hasPatchPoint: false
|
|
stackSize: 0
|
|
offsetAdjustment: 0
|
|
maxAlignment: 0
|
|
adjustsStack: false
|
|
hasCalls: false
|
|
stackProtector: ''
|
|
maxCallFrameSize: 4294967295
|
|
hasOpaqueSPAdjustment: false
|
|
hasVAStart: false
|
|
hasMustTailInVarArgFunc: false
|
|
savePoint: ''
|
|
restorePoint: ''
|
|
fixedStack:
|
|
stack:
|
|
constants:
|
|
body: |
|
|
; CHECK-LABEL: name: test_16bitops
|
|
; CHECK: bb.0:
|
|
; CHECK: successors: %bb.1(0x80000000)
|
|
; CHECK: liveins: $rdi, $zmm0, $zmm1, $zmm2, $zmm3
|
|
; CHECK: [[COPY:%[0-9]+]]:gr64 = COPY $rdi
|
|
; CHECK: [[COPY1:%[0-9]+]]:vr512 = COPY $zmm0
|
|
; CHECK: [[COPY2:%[0-9]+]]:vr512 = COPY $zmm1
|
|
; CHECK: [[COPY3:%[0-9]+]]:vr512 = COPY $zmm2
|
|
; CHECK: [[COPY4:%[0-9]+]]:vr512 = COPY $zmm3
|
|
; CHECK: [[VCMPPSZrri:%[0-9]+]]:vk16 = VCMPPSZrri [[COPY3]], [[COPY4]], 0
|
|
; CHECK: [[COPY5:%[0-9]+]]:vk32 = COPY [[VCMPPSZrri]]
|
|
; CHECK: [[COPY6:%[0-9]+]]:vk16 = COPY [[COPY5]]
|
|
; CHECK: [[KSHIFTRWri:%[0-9]+]]:vk16 = KSHIFTRWri [[COPY6]], 2
|
|
; CHECK: [[KSHIFTLWri:%[0-9]+]]:vk16 = KSHIFTLWri [[KSHIFTRWri]], 1
|
|
; CHECK: [[KNOTWrr:%[0-9]+]]:vk16 = KNOTWrr [[KSHIFTLWri]]
|
|
; CHECK: [[KORWrr:%[0-9]+]]:vk16 = KORWrr [[KNOTWrr]], [[KSHIFTRWri]]
|
|
; CHECK: [[KANDWrr:%[0-9]+]]:vk16 = KANDWrr [[KORWrr]], [[KSHIFTLWri]]
|
|
; CHECK: [[KXORWrr:%[0-9]+]]:vk16 = KXORWrr [[KANDWrr]], [[KSHIFTRWri]]
|
|
; CHECK: [[COPY7:%[0-9]+]]:vk32 = COPY [[KXORWrr]]
|
|
; CHECK: [[COPY8:%[0-9]+]]:vk16wm = COPY [[COPY7]]
|
|
; CHECK: [[VMOVAPSZrrk:%[0-9]+]]:vr512 = VMOVAPSZrrk [[COPY2]], killed [[COPY8]], [[COPY1]]
|
|
; CHECK: VMOVAPSZmr [[COPY]], 1, $noreg, 0, $noreg, killed [[VMOVAPSZrrk]]
|
|
; CHECK: bb.1:
|
|
; CHECK: successors: %bb.2(0x80000000)
|
|
; CHECK: bb.2:
|
|
; CHECK: RET 0
|
|
bb.0:
|
|
liveins: $rdi, $zmm0, $zmm1, $zmm2, $zmm3
|
|
|
|
%0 = COPY $rdi
|
|
%1 = COPY $zmm0
|
|
%2 = COPY $zmm1
|
|
%3 = COPY $zmm2
|
|
%4 = COPY $zmm3
|
|
|
|
%5 = VCMPPSZrri %3, %4, 0
|
|
%6 = COPY %5
|
|
%7 = COPY %6.sub_16bit
|
|
|
|
%12 = SHR16ri %7, 2, implicit-def dead $eflags
|
|
%13 = SHL16ri %12, 1, implicit-def dead $eflags
|
|
%14 = NOT16r %13
|
|
%15 = OR16rr %14, %12, implicit-def dead $eflags
|
|
%16 = AND16rr %15, %13, implicit-def dead $eflags
|
|
%17 = XOR16rr %16, %12, implicit-def dead $eflags
|
|
|
|
%8 = IMPLICIT_DEF
|
|
%9 = INSERT_SUBREG %8, %17, 3
|
|
%10 = COPY %9
|
|
%11 = VMOVAPSZrrk %2, killed %10, %1
|
|
VMOVAPSZmr %0, 1, $noreg, 0, $noreg, killed %11
|
|
|
|
; FIXME We can't replace TEST with KTEST due to flag differences
|
|
; FIXME TEST16rr %17, %17, implicit-def $eflags
|
|
; FIXME JE_1 %bb.1, implicit $eflags
|
|
; FIXME JMP_1 %bb.2
|
|
|
|
bb.1:
|
|
|
|
bb.2:
|
|
RET 0
|
|
|
|
...
|
|
---
|
|
name: test_32bitops
|
|
alignment: 4
|
|
exposesReturnsTwice: false
|
|
legalized: false
|
|
regBankSelected: false
|
|
selected: false
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: gr64, preferred-register: '' }
|
|
- { id: 1, class: vr512, preferred-register: '' }
|
|
- { id: 2, class: vr512, preferred-register: '' }
|
|
- { id: 3, class: vk32wm, preferred-register: '' }
|
|
- { id: 4, class: vr512, preferred-register: '' }
|
|
- { id: 5, class: gr32, preferred-register: '' }
|
|
- { id: 6, class: gr32, preferred-register: '' }
|
|
- { id: 7, class: gr32, preferred-register: '' }
|
|
- { id: 8, class: gr32, preferred-register: '' }
|
|
- { id: 9, class: gr32, preferred-register: '' }
|
|
- { id: 10, class: gr32, preferred-register: '' }
|
|
- { id: 11, class: gr32, preferred-register: '' }
|
|
- { id: 12, class: gr32, preferred-register: '' }
|
|
- { id: 13, class: gr32, preferred-register: '' }
|
|
liveins:
|
|
- { reg: '$rdi', virtual-reg: '%0' }
|
|
- { reg: '$zmm0', virtual-reg: '%1' }
|
|
- { reg: '$zmm1', virtual-reg: '%2' }
|
|
frameInfo:
|
|
isFrameAddressTaken: false
|
|
isReturnAddressTaken: false
|
|
hasStackMap: false
|
|
hasPatchPoint: false
|
|
stackSize: 0
|
|
offsetAdjustment: 0
|
|
maxAlignment: 0
|
|
adjustsStack: false
|
|
hasCalls: false
|
|
stackProtector: ''
|
|
maxCallFrameSize: 4294967295
|
|
hasOpaqueSPAdjustment: false
|
|
hasVAStart: false
|
|
hasMustTailInVarArgFunc: false
|
|
savePoint: ''
|
|
restorePoint: ''
|
|
fixedStack:
|
|
stack:
|
|
constants:
|
|
body: |
|
|
; CHECK-LABEL: name: test_32bitops
|
|
; CHECK: bb.0:
|
|
; CHECK: successors: %bb.1(0x80000000)
|
|
; CHECK: liveins: $rdi, $zmm0, $zmm1
|
|
; CHECK: [[COPY:%[0-9]+]]:gr64 = COPY $rdi
|
|
; CHECK: [[COPY1:%[0-9]+]]:vr512 = COPY $zmm0
|
|
; CHECK: [[COPY2:%[0-9]+]]:vr512 = COPY $zmm1
|
|
; CHECK: [[KMOVDkm:%[0-9]+]]:vk32 = KMOVDkm [[COPY]], 1, $noreg, 0, $noreg
|
|
; CHECK: [[KSHIFTRDri:%[0-9]+]]:vk32 = KSHIFTRDri [[KMOVDkm]], 2
|
|
; CHECK: [[KSHIFTLDri:%[0-9]+]]:vk32 = KSHIFTLDri [[KSHIFTRDri]], 1
|
|
; CHECK: [[KNOTDrr:%[0-9]+]]:vk32 = KNOTDrr [[KSHIFTLDri]]
|
|
; CHECK: [[KORDrr:%[0-9]+]]:vk32 = KORDrr [[KNOTDrr]], [[KSHIFTRDri]]
|
|
; CHECK: [[KANDDrr:%[0-9]+]]:vk32 = KANDDrr [[KORDrr]], [[KSHIFTLDri]]
|
|
; CHECK: [[KXORDrr:%[0-9]+]]:vk32 = KXORDrr [[KANDDrr]], [[KSHIFTRDri]]
|
|
; CHECK: [[KANDNDrr:%[0-9]+]]:vk32 = KANDNDrr [[KXORDrr]], [[KORDrr]]
|
|
; CHECK: [[KADDDrr:%[0-9]+]]:vk32 = KADDDrr [[KANDNDrr]], [[KXORDrr]]
|
|
; CHECK: [[COPY3:%[0-9]+]]:vk32wm = COPY [[KADDDrr]]
|
|
; CHECK: [[VMOVDQU16Zrrk:%[0-9]+]]:vr512 = VMOVDQU16Zrrk [[COPY2]], killed [[COPY3]], [[COPY1]]
|
|
; CHECK: VMOVDQA32Zmr [[COPY]], 1, $noreg, 0, $noreg, killed [[VMOVDQU16Zrrk]]
|
|
; CHECK: bb.1:
|
|
; CHECK: successors: %bb.2(0x80000000)
|
|
; CHECK: bb.2:
|
|
; CHECK: RET 0
|
|
bb.0:
|
|
liveins: $rdi, $zmm0, $zmm1
|
|
|
|
%0 = COPY $rdi
|
|
%1 = COPY $zmm0
|
|
%2 = COPY $zmm1
|
|
|
|
%5 = MOV32rm %0, 1, $noreg, 0, $noreg
|
|
%6 = SHR32ri %5, 2, implicit-def dead $eflags
|
|
%7 = SHL32ri %6, 1, implicit-def dead $eflags
|
|
%8 = NOT32r %7
|
|
%9 = OR32rr %8, %6, implicit-def dead $eflags
|
|
%10 = AND32rr %9, %7, implicit-def dead $eflags
|
|
%11 = XOR32rr %10, %6, implicit-def dead $eflags
|
|
%12 = ANDN32rr %11, %9, implicit-def dead $eflags
|
|
%13 = ADD32rr %12, %11, implicit-def dead $eflags
|
|
|
|
%3 = COPY %13
|
|
%4 = VMOVDQU16Zrrk %2, killed %3, %1
|
|
VMOVDQA32Zmr %0, 1, $noreg, 0, $noreg, killed %4
|
|
|
|
; FIXME We can't replace TEST with KTEST due to flag differences
|
|
; FIXME TEST32rr %13, %13, implicit-def $eflags
|
|
; FIXME JE_1 %bb.1, implicit $eflags
|
|
; FIXME JMP_1 %bb.2
|
|
|
|
bb.1:
|
|
|
|
bb.2:
|
|
RET 0
|
|
|
|
...
|
|
---
|
|
name: test_64bitops
|
|
alignment: 4
|
|
exposesReturnsTwice: false
|
|
legalized: false
|
|
regBankSelected: false
|
|
selected: false
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: gr64, preferred-register: '' }
|
|
- { id: 1, class: vr512, preferred-register: '' }
|
|
- { id: 2, class: vr512, preferred-register: '' }
|
|
- { id: 3, class: vk64wm, preferred-register: '' }
|
|
- { id: 4, class: vr512, preferred-register: '' }
|
|
- { id: 5, class: gr64, preferred-register: '' }
|
|
- { id: 6, class: gr64, preferred-register: '' }
|
|
- { id: 7, class: gr64, preferred-register: '' }
|
|
- { id: 8, class: gr64, preferred-register: '' }
|
|
- { id: 9, class: gr64, preferred-register: '' }
|
|
- { id: 10, class: gr64, preferred-register: '' }
|
|
- { id: 11, class: gr64, preferred-register: '' }
|
|
- { id: 12, class: gr64, preferred-register: '' }
|
|
- { id: 13, class: gr64, preferred-register: '' }
|
|
liveins:
|
|
- { reg: '$rdi', virtual-reg: '%0' }
|
|
- { reg: '$zmm0', virtual-reg: '%1' }
|
|
- { reg: '$zmm1', virtual-reg: '%2' }
|
|
frameInfo:
|
|
isFrameAddressTaken: false
|
|
isReturnAddressTaken: false
|
|
hasStackMap: false
|
|
hasPatchPoint: false
|
|
stackSize: 0
|
|
offsetAdjustment: 0
|
|
maxAlignment: 0
|
|
adjustsStack: false
|
|
hasCalls: false
|
|
stackProtector: ''
|
|
maxCallFrameSize: 4294967295
|
|
hasOpaqueSPAdjustment: false
|
|
hasVAStart: false
|
|
hasMustTailInVarArgFunc: false
|
|
savePoint: ''
|
|
restorePoint: ''
|
|
fixedStack:
|
|
stack:
|
|
constants:
|
|
body: |
|
|
; CHECK-LABEL: name: test_64bitops
|
|
; CHECK: bb.0:
|
|
; CHECK: successors: %bb.1(0x80000000)
|
|
; CHECK: liveins: $rdi, $zmm0, $zmm1
|
|
; CHECK: [[COPY:%[0-9]+]]:gr64 = COPY $rdi
|
|
; CHECK: [[COPY1:%[0-9]+]]:vr512 = COPY $zmm0
|
|
; CHECK: [[COPY2:%[0-9]+]]:vr512 = COPY $zmm1
|
|
; CHECK: [[KMOVQkm:%[0-9]+]]:vk64 = KMOVQkm [[COPY]], 1, $noreg, 0, $noreg
|
|
; CHECK: [[KSHIFTRQri:%[0-9]+]]:vk64 = KSHIFTRQri [[KMOVQkm]], 2
|
|
; CHECK: [[KSHIFTLQri:%[0-9]+]]:vk64 = KSHIFTLQri [[KSHIFTRQri]], 1
|
|
; CHECK: [[KNOTQrr:%[0-9]+]]:vk64 = KNOTQrr [[KSHIFTLQri]]
|
|
; CHECK: [[KORQrr:%[0-9]+]]:vk64 = KORQrr [[KNOTQrr]], [[KSHIFTRQri]]
|
|
; CHECK: [[KANDQrr:%[0-9]+]]:vk64 = KANDQrr [[KORQrr]], [[KSHIFTLQri]]
|
|
; CHECK: [[KXORQrr:%[0-9]+]]:vk64 = KXORQrr [[KANDQrr]], [[KSHIFTRQri]]
|
|
; CHECK: [[KANDNQrr:%[0-9]+]]:vk64 = KANDNQrr [[KXORQrr]], [[KORQrr]]
|
|
; CHECK: [[KADDQrr:%[0-9]+]]:vk64 = KADDQrr [[KANDNQrr]], [[KXORQrr]]
|
|
; CHECK: [[COPY3:%[0-9]+]]:vk64wm = COPY [[KADDQrr]]
|
|
; CHECK: [[VMOVDQU8Zrrk:%[0-9]+]]:vr512 = VMOVDQU8Zrrk [[COPY2]], killed [[COPY3]], [[COPY1]]
|
|
; CHECK: VMOVDQA32Zmr [[COPY]], 1, $noreg, 0, $noreg, killed [[VMOVDQU8Zrrk]]
|
|
; CHECK: bb.1:
|
|
; CHECK: successors: %bb.2(0x80000000)
|
|
; CHECK: bb.2:
|
|
; CHECK: RET 0
|
|
bb.0:
|
|
liveins: $rdi, $zmm0, $zmm1
|
|
|
|
%0 = COPY $rdi
|
|
%1 = COPY $zmm0
|
|
%2 = COPY $zmm1
|
|
|
|
%5 = MOV64rm %0, 1, $noreg, 0, $noreg
|
|
%6 = SHR64ri %5, 2, implicit-def dead $eflags
|
|
%7 = SHL64ri %6, 1, implicit-def dead $eflags
|
|
%8 = NOT64r %7
|
|
%9 = OR64rr %8, %6, implicit-def dead $eflags
|
|
%10 = AND64rr %9, %7, implicit-def dead $eflags
|
|
%11 = XOR64rr %10, %6, implicit-def dead $eflags
|
|
%12 = ANDN64rr %11, %9, implicit-def dead $eflags
|
|
%13 = ADD64rr %12, %11, implicit-def dead $eflags
|
|
|
|
%3 = COPY %13
|
|
%4 = VMOVDQU8Zrrk %2, killed %3, %1
|
|
VMOVDQA32Zmr %0, 1, $noreg, 0, $noreg, killed %4
|
|
|
|
; FIXME We can't replace TEST with KTEST due to flag differences
|
|
; FIXME TEST64rr %13, %13, implicit-def $eflags
|
|
; FIXME JE_1 %bb.1, implicit $eflags
|
|
; FIXME JMP_1 %bb.2
|
|
|
|
bb.1:
|
|
|
|
bb.2:
|
|
RET 0
|
|
|
|
...
|
|
---
|
|
name: test_16bitext
|
|
alignment: 4
|
|
exposesReturnsTwice: false
|
|
legalized: false
|
|
regBankSelected: false
|
|
selected: false
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: gr64, preferred-register: '' }
|
|
- { id: 1, class: vr512, preferred-register: '' }
|
|
- { id: 2, class: vr512, preferred-register: '' }
|
|
- { id: 3, class: vk16wm, preferred-register: '' }
|
|
- { id: 4, class: vr512, preferred-register: '' }
|
|
- { id: 5, class: gr16, preferred-register: '' }
|
|
- { id: 6, class: gr16, preferred-register: '' }
|
|
liveins:
|
|
- { reg: '$rdi', virtual-reg: '%0' }
|
|
- { reg: '$zmm0', virtual-reg: '%1' }
|
|
- { reg: '$zmm1', virtual-reg: '%2' }
|
|
frameInfo:
|
|
isFrameAddressTaken: false
|
|
isReturnAddressTaken: false
|
|
hasStackMap: false
|
|
hasPatchPoint: false
|
|
stackSize: 0
|
|
offsetAdjustment: 0
|
|
maxAlignment: 0
|
|
adjustsStack: false
|
|
hasCalls: false
|
|
stackProtector: ''
|
|
maxCallFrameSize: 4294967295
|
|
hasOpaqueSPAdjustment: false
|
|
hasVAStart: false
|
|
hasMustTailInVarArgFunc: false
|
|
savePoint: ''
|
|
restorePoint: ''
|
|
fixedStack:
|
|
stack:
|
|
constants:
|
|
body: |
|
|
bb.0:
|
|
liveins: $rdi, $zmm0, $zmm1
|
|
|
|
; CHECK-LABEL: name: test_16bitext
|
|
; CHECK: liveins: $rdi, $zmm0, $zmm1
|
|
; CHECK: [[COPY:%[0-9]+]]:gr64 = COPY $rdi
|
|
; CHECK: [[COPY1:%[0-9]+]]:vr512 = COPY $zmm0
|
|
; CHECK: [[COPY2:%[0-9]+]]:vr512 = COPY $zmm1
|
|
; CHECK: [[KMOVBkm:%[0-9]+]]:vk8 = KMOVBkm [[COPY]], 1, $noreg, 0, $noreg
|
|
; CHECK: [[COPY3:%[0-9]+]]:vk16 = COPY [[KMOVBkm]]
|
|
; CHECK: [[KNOTWrr:%[0-9]+]]:vk16 = KNOTWrr [[COPY3]]
|
|
; CHECK: [[COPY4:%[0-9]+]]:vk16wm = COPY [[KNOTWrr]]
|
|
; CHECK: [[VMOVAPSZrrk:%[0-9]+]]:vr512 = VMOVAPSZrrk [[COPY2]], killed [[COPY4]], [[COPY1]]
|
|
; CHECK: VMOVAPSZmr [[COPY]], 1, $noreg, 0, $noreg, killed [[VMOVAPSZrrk]]
|
|
; CHECK: RET 0
|
|
%0 = COPY $rdi
|
|
%1 = COPY $zmm0
|
|
%2 = COPY $zmm1
|
|
|
|
%5 = MOVZX16rm8 %0, 1, $noreg, 0, $noreg
|
|
%6 = NOT16r %5
|
|
|
|
%3 = COPY %6
|
|
%4 = VMOVAPSZrrk %2, killed %3, %1
|
|
VMOVAPSZmr %0, 1, $noreg, 0, $noreg, killed %4
|
|
RET 0
|
|
|
|
...
|
|
---
|
|
name: test_32bitext
|
|
alignment: 4
|
|
exposesReturnsTwice: false
|
|
legalized: false
|
|
regBankSelected: false
|
|
selected: false
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: gr64, preferred-register: '' }
|
|
- { id: 1, class: vr512, preferred-register: '' }
|
|
- { id: 2, class: vr512, preferred-register: '' }
|
|
- { id: 3, class: vk64wm, preferred-register: '' }
|
|
- { id: 4, class: vr512, preferred-register: '' }
|
|
- { id: 5, class: gr32, preferred-register: '' }
|
|
- { id: 6, class: gr32, preferred-register: '' }
|
|
- { id: 7, class: gr32, preferred-register: '' }
|
|
liveins:
|
|
- { reg: '$rdi', virtual-reg: '%0' }
|
|
- { reg: '$zmm0', virtual-reg: '%1' }
|
|
- { reg: '$zmm1', virtual-reg: '%2' }
|
|
frameInfo:
|
|
isFrameAddressTaken: false
|
|
isReturnAddressTaken: false
|
|
hasStackMap: false
|
|
hasPatchPoint: false
|
|
stackSize: 0
|
|
offsetAdjustment: 0
|
|
maxAlignment: 0
|
|
adjustsStack: false
|
|
hasCalls: false
|
|
stackProtector: ''
|
|
maxCallFrameSize: 4294967295
|
|
hasOpaqueSPAdjustment: false
|
|
hasVAStart: false
|
|
hasMustTailInVarArgFunc: false
|
|
savePoint: ''
|
|
restorePoint: ''
|
|
fixedStack:
|
|
stack:
|
|
constants:
|
|
body: |
|
|
bb.0:
|
|
liveins: $rdi, $zmm0, $zmm1
|
|
|
|
; CHECK-LABEL: name: test_32bitext
|
|
; CHECK: liveins: $rdi, $zmm0, $zmm1
|
|
; CHECK: [[COPY:%[0-9]+]]:gr64 = COPY $rdi
|
|
; CHECK: [[COPY1:%[0-9]+]]:vr512 = COPY $zmm0
|
|
; CHECK: [[COPY2:%[0-9]+]]:vr512 = COPY $zmm1
|
|
; CHECK: [[KMOVBkm:%[0-9]+]]:vk8 = KMOVBkm [[COPY]], 1, $noreg, 0, $noreg
|
|
; CHECK: [[COPY3:%[0-9]+]]:vk32 = COPY [[KMOVBkm]]
|
|
; CHECK: [[KMOVWkm:%[0-9]+]]:vk16 = KMOVWkm [[COPY]], 1, $noreg, 0, $noreg
|
|
; CHECK: [[COPY4:%[0-9]+]]:vk32 = COPY [[KMOVWkm]]
|
|
; CHECK: [[KADDDrr:%[0-9]+]]:vk32 = KADDDrr [[COPY3]], [[COPY4]]
|
|
; CHECK: [[COPY5:%[0-9]+]]:vk64wm = COPY [[KADDDrr]]
|
|
; CHECK: [[VMOVDQU16Zrrk:%[0-9]+]]:vr512 = VMOVDQU16Zrrk [[COPY2]], killed [[COPY5]], [[COPY1]]
|
|
; CHECK: VMOVDQA32Zmr [[COPY]], 1, $noreg, 0, $noreg, killed [[VMOVDQU16Zrrk]]
|
|
; CHECK: RET 0
|
|
%0 = COPY $rdi
|
|
%1 = COPY $zmm0
|
|
%2 = COPY $zmm1
|
|
|
|
%5 = MOVZX32rm8 %0, 1, $noreg, 0, $noreg
|
|
%6 = MOVZX32rm16 %0, 1, $noreg, 0, $noreg
|
|
%7 = ADD32rr %5, %6, implicit-def dead $eflags
|
|
|
|
%3 = COPY %7
|
|
%4 = VMOVDQU16Zrrk %2, killed %3, %1
|
|
VMOVDQA32Zmr %0, 1, $noreg, 0, $noreg, killed %4
|
|
RET 0
|
|
|
|
...
|
|
---
|
|
name: test_64bitext
|
|
alignment: 4
|
|
exposesReturnsTwice: false
|
|
legalized: false
|
|
regBankSelected: false
|
|
selected: false
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: gr64, preferred-register: '' }
|
|
- { id: 1, class: vr512, preferred-register: '' }
|
|
- { id: 2, class: vr512, preferred-register: '' }
|
|
- { id: 3, class: vk64wm, preferred-register: '' }
|
|
- { id: 4, class: vr512, preferred-register: '' }
|
|
- { id: 5, class: gr64, preferred-register: '' }
|
|
- { id: 6, class: gr64, preferred-register: '' }
|
|
- { id: 7, class: gr64, preferred-register: '' }
|
|
liveins:
|
|
- { reg: '$rdi', virtual-reg: '%0' }
|
|
- { reg: '$zmm0', virtual-reg: '%1' }
|
|
- { reg: '$zmm1', virtual-reg: '%2' }
|
|
frameInfo:
|
|
isFrameAddressTaken: false
|
|
isReturnAddressTaken: false
|
|
hasStackMap: false
|
|
hasPatchPoint: false
|
|
stackSize: 0
|
|
offsetAdjustment: 0
|
|
maxAlignment: 0
|
|
adjustsStack: false
|
|
hasCalls: false
|
|
stackProtector: ''
|
|
maxCallFrameSize: 4294967295
|
|
hasOpaqueSPAdjustment: false
|
|
hasVAStart: false
|
|
hasMustTailInVarArgFunc: false
|
|
savePoint: ''
|
|
restorePoint: ''
|
|
fixedStack:
|
|
stack:
|
|
constants:
|
|
body: |
|
|
bb.0:
|
|
liveins: $rdi, $zmm0, $zmm1
|
|
|
|
; CHECK-LABEL: name: test_64bitext
|
|
; CHECK: liveins: $rdi, $zmm0, $zmm1
|
|
; CHECK: [[COPY:%[0-9]+]]:gr64 = COPY $rdi
|
|
; CHECK: [[COPY1:%[0-9]+]]:vr512 = COPY $zmm0
|
|
; CHECK: [[COPY2:%[0-9]+]]:vr512 = COPY $zmm1
|
|
; CHECK: [[KMOVBkm:%[0-9]+]]:vk8 = KMOVBkm [[COPY]], 1, $noreg, 0, $noreg
|
|
; CHECK: [[COPY3:%[0-9]+]]:vk64 = COPY [[KMOVBkm]]
|
|
; CHECK: [[KMOVWkm:%[0-9]+]]:vk16 = KMOVWkm [[COPY]], 1, $noreg, 0, $noreg
|
|
; CHECK: [[COPY4:%[0-9]+]]:vk64 = COPY [[KMOVWkm]]
|
|
; CHECK: [[KADDQrr:%[0-9]+]]:vk64 = KADDQrr [[COPY3]], [[COPY4]]
|
|
; CHECK: [[COPY5:%[0-9]+]]:vk64wm = COPY [[KADDQrr]]
|
|
; CHECK: [[VMOVDQU8Zrrk:%[0-9]+]]:vr512 = VMOVDQU8Zrrk [[COPY2]], killed [[COPY5]], [[COPY1]]
|
|
; CHECK: VMOVDQA32Zmr [[COPY]], 1, $noreg, 0, $noreg, killed [[VMOVDQU8Zrrk]]
|
|
; CHECK: RET 0
|
|
%0 = COPY $rdi
|
|
%1 = COPY $zmm0
|
|
%2 = COPY $zmm1
|
|
|
|
%5 = MOVZX64rm8 %0, 1, $noreg, 0, $noreg
|
|
%6 = MOVZX64rm16 %0, 1, $noreg, 0, $noreg
|
|
%7 = ADD64rr %5, %6, implicit-def dead $eflags
|
|
|
|
%3 = COPY %7
|
|
%4 = VMOVDQU8Zrrk %2, killed %3, %1
|
|
VMOVDQA32Zmr %0, 1, $noreg, 0, $noreg, killed %4
|
|
RET 0
|
|
|
|
...
|