Logo
Explore Help
Register Sign In
caio/clang-p2996
1
0
Fork 0
You've already forked clang-p2996
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
1daf2994de49d1ecba4bee4e6842aa8a564cbc96
clang-p2996/llvm/test/ExecutionEngine/JITLink/RISCV
History
Jonas Hahnfeld 4f6757ce4b [JITLink][RISCV] Implement eh_frame handling (#68253)
This requires adding a `NegDelta32` edge kind that cannot be mapped to
existing relocations.

Co-authored-by: Job Noorman <jnoorman@igalia.com>
2023-10-28 11:30:43 +02:00
..
anonymous_symbol.s
[RISCV] Allow delayed decision for ADD/SUB relocations
2023-07-21 08:37:58 -07:00
ELF_abs_reloc.s
…
ELF_branch.s
[JITLink][RISCV] Fix tests after D154958
2023-07-28 11:13:03 +02:00
ELF_ehframe.s
[JITLink][RISCV] Implement eh_frame handling (#68253)
2023-10-28 11:30:43 +02:00
ELF_ehframe.test
[JITLink][RISCV] Implement eh_frame handling (#68253)
2023-10-28 11:30:43 +02:00
ELF_jal.s
…
ELF_pc_indirect.s
…
ELF_pc_relative.s
…
ELF_relax_align_rvc.s
…
ELF_relax_align.s
…
ELF_relax_call_boundary.s
…
ELF_relax_call_rvc.s
…
ELF_relax_call.s
…
ELF_relax_nonrelaxable.s
[JITLink][RISCV] Adjust offsets of non-relaxable edges
2023-06-26 09:41:20 +02:00
ELF_reloc_set.s
…
ELF_riscv32_got_plt_reloc.s
…
ELF_riscv64_got_plt_reloc.s
…
ELF_rvc.s
…
lit.local.cfg
…
riscv_reloc_add.s
…
Powered by Gitea Version: 1.25.1 Page: 1023ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API