caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
2a6b156311fd67ea514b37dbcf52bf7f08edb4f2
clang-p2996/llvm/lib/Target/RISCV
History
Evandro Menezes fe9a7d9627 [RISCV] Use the commercial name for scheduling model (NFC) 
Use the commercial name for the scheduling model for the SiFive 7 Series.
2020-10-23 16:33:27 -05:00
..
AsmParser
…
Disassembler
…
MCTargetDesc
[RISCV] Support vmsge.vx and vmsgeu.vx pseudo instructions in RVV.
2020-10-02 17:20:34 +08:00
TargetInfo
…
Utils
[RISCV] Support Shadow Call Stack
2020-09-17 16:02:35 -07:00
CMakeLists.txt
…
LLVMBuild.txt
…
RISCV.h
…
RISCV.td
[RISCV] Use the commercial name for scheduling model (NFC)
2020-10-23 16:33:27 -05:00
RISCVAsmPrinter.cpp
[RISCV] Add -mtune support
2020-10-16 13:55:08 +08:00
RISCVCallingConv.td
…
RISCVCallLowering.cpp
…
RISCVCallLowering.h
…
RISCVExpandAtomicPseudoInsts.cpp
…
RISCVExpandPseudoInsts.cpp
…
RISCVFrameLowering.cpp
[RISCV] Support Shadow Call Stack
2020-09-17 16:02:35 -07:00
RISCVFrameLowering.h
…
RISCVInstrFormats.td
…
RISCVInstrFormatsC.td
…
RISCVInstrFormatsV.td
[RISCV] add the MC layer support of riscv vector Zvamo extension
2020-08-27 14:11:38 +08:00
RISCVInstrInfo.cpp
[RISC-V] Implement RISCVInstrInfo::isCopyInstrImpl()
2020-09-21 10:21:11 +01:00
RISCVInstrInfo.h
[RISC-V] Implement RISCVInstrInfo::isCopyInstrImpl()
2020-09-21 10:21:11 +01:00
RISCVInstrInfo.td
[RISCV] Do not mandate scheduling for CSR instructions
2020-09-21 18:24:53 -05:00
RISCVInstrInfoA.td
…
RISCVInstrInfoB.td
[SelectionDAG] Better legalization for FSHL and FSHR
2020-08-21 10:32:49 +01:00
RISCVInstrInfoC.td
[RISC-V] Mark C_MV as a move instruction
2020-08-27 10:32:23 +01:00
RISCVInstrInfoD.td
…
RISCVInstrInfoF.td
…
RISCVInstrInfoM.td
…
RISCVInstrInfoV.td
[RISCV] fix a mistake in RISCVInstrInfoV.td
2020-10-15 23:16:53 +08:00
RISCVInstructionSelector.cpp
…
RISCVISelDAGToDAG.cpp
[SelectionDAG] Better legalization for FSHL and FSHR
2020-08-21 10:32:49 +01:00
RISCVISelDAGToDAG.h
[SelectionDAG] Better legalization for FSHL and FSHR
2020-08-21 10:32:49 +01:00
RISCVISelLowering.cpp
[RISCV] eliminate the repetition declare of SDLoc DL
2020-08-03 10:24:30 +08:00
RISCVISelLowering.h
…
RISCVLegalizerInfo.cpp
…
RISCVLegalizerInfo.h
…
RISCVMachineFunctionInfo.h
…
RISCVMCInstLower.cpp
…
RISCVMergeBaseOffset.cpp
[NFC][RISCV] Simplify pass arg of RISCVMergeBaseOffsetOpt
2020-09-03 20:01:23 +08:00
RISCVRegisterBankInfo.cpp
…
RISCVRegisterBankInfo.h
…
RISCVRegisterBanks.td
…
RISCVRegisterInfo.cpp
…
RISCVRegisterInfo.h
…
RISCVRegisterInfo.td
[RISCV] Support vmsge.vx and vmsgeu.vx pseudo instructions in RVV.
2020-10-02 17:20:34 +08:00
RISCVSchedRocket.td
[RISCV] Fix formatting (NFC)
2020-09-25 18:15:04 -05:00
RISCVSchedSiFive7.td
[RISCV] Use the commercial name for scheduling model (NFC)
2020-10-23 16:33:27 -05:00
RISCVSchedule.td
[RISCV] Fix formatting (NFC)
2020-09-25 18:15:04 -05:00
RISCVSubtarget.cpp
[RISCV] Add -mtune support
2020-10-16 13:55:08 +08:00
RISCVSubtarget.h
[RISCV] Add -mtune support
2020-10-16 13:55:08 +08:00
RISCVSystemOperands.td
[RISCV] Enable the use of the old mucounteren name
2020-08-17 13:11:49 +01:00
RISCVTargetMachine.cpp
[RISCV] Add -mtune support
2020-10-16 13:55:08 +08:00
RISCVTargetMachine.h
…
RISCVTargetObjectFile.cpp
…
RISCVTargetObjectFile.h
…
RISCVTargetTransformInfo.cpp
[ARM][TTI] Prevents constants in a min(max) or max(min) pattern from being hoisted when in a loop
2020-09-22 11:54:10 +00:00
RISCVTargetTransformInfo.h
[ARM][TTI] Prevents constants in a min(max) or max(min) pattern from being hoisted when in a loop
2020-09-22 11:54:10 +00:00