88441a3d1e
Add two additional implicit arguments for OpenCL for the AMDGPU target using the AMDHSA runtime to support device enqueue. Differential Revision: https://reviews.llvm.org/D44697 llvm-svn: 328351
237 lines
7.9 KiB
LLVM
237 lines
7.9 KiB
LLVM
; RUN: llc -mtriple=amdgcn-amd-amdhsa -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN,HSA %s
|
|
; RUN: llc -mtriple=amdgcn-mesa-mesa3d -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN,MESA %s
|
|
|
|
; GCN-LABEL: {{^}}kernel_implicitarg_ptr_empty:
|
|
; GCN: enable_sgpr_kernarg_segment_ptr = 1
|
|
|
|
; HSA: kernarg_segment_byte_size = 0
|
|
; MESA: kernarg_segment_byte_size = 16
|
|
|
|
; HSA: s_load_dword s0, s[4:5], 0x0
|
|
define amdgpu_kernel void @kernel_implicitarg_ptr_empty() #0 {
|
|
%implicitarg.ptr = call i8 addrspace(4)* @llvm.amdgcn.implicitarg.ptr()
|
|
%cast = bitcast i8 addrspace(4)* %implicitarg.ptr to i32 addrspace(4)*
|
|
%load = load volatile i32, i32 addrspace(4)* %cast
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}opencl_kernel_implicitarg_ptr_empty:
|
|
; GCN: enable_sgpr_kernarg_segment_ptr = 1
|
|
|
|
; HSA: kernarg_segment_byte_size = 48
|
|
; MESA: kernarg_segment_byte_size = 16
|
|
|
|
; HSA: s_load_dword s0, s[4:5], 0x0
|
|
define amdgpu_kernel void @opencl_kernel_implicitarg_ptr_empty() #1 {
|
|
%implicitarg.ptr = call i8 addrspace(4)* @llvm.amdgcn.implicitarg.ptr()
|
|
%cast = bitcast i8 addrspace(4)* %implicitarg.ptr to i32 addrspace(4)*
|
|
%load = load volatile i32, i32 addrspace(4)* %cast
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}kernel_implicitarg_ptr:
|
|
; GCN: enable_sgpr_kernarg_segment_ptr = 1
|
|
|
|
; HSA: kernarg_segment_byte_size = 112
|
|
; MESA: kernarg_segment_byte_size = 464
|
|
|
|
; HSA: s_load_dword s0, s[4:5], 0x1c
|
|
define amdgpu_kernel void @kernel_implicitarg_ptr([112 x i8]) #0 {
|
|
%implicitarg.ptr = call i8 addrspace(4)* @llvm.amdgcn.implicitarg.ptr()
|
|
%cast = bitcast i8 addrspace(4)* %implicitarg.ptr to i32 addrspace(4)*
|
|
%load = load volatile i32, i32 addrspace(4)* %cast
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}opencl_kernel_implicitarg_ptr:
|
|
; GCN: enable_sgpr_kernarg_segment_ptr = 1
|
|
|
|
; HSA: kernarg_segment_byte_size = 160
|
|
; MESA: kernarg_segment_byte_size = 464
|
|
|
|
; HSA: s_load_dword s0, s[4:5], 0x1c
|
|
define amdgpu_kernel void @opencl_kernel_implicitarg_ptr([112 x i8]) #1 {
|
|
%implicitarg.ptr = call i8 addrspace(4)* @llvm.amdgcn.implicitarg.ptr()
|
|
%cast = bitcast i8 addrspace(4)* %implicitarg.ptr to i32 addrspace(4)*
|
|
%load = load volatile i32, i32 addrspace(4)* %cast
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}func_implicitarg_ptr:
|
|
; GCN: s_waitcnt
|
|
; MESA: s_mov_b64 s[8:9], s[6:7]
|
|
; MESA: s_mov_b32 s11, 0xf000
|
|
; MESA: s_mov_b32 s10, -1
|
|
; MESA: buffer_load_dword v0, off, s[8:11], 0
|
|
; HSA: v_mov_b32_e32 v0, s6
|
|
; HSA: v_mov_b32_e32 v1, s7
|
|
; HSA: flat_load_dword v0, v[0:1]
|
|
; GCN-NEXT: s_waitcnt
|
|
; GCN-NEXT: s_setpc_b64
|
|
define void @func_implicitarg_ptr() #0 {
|
|
%implicitarg.ptr = call i8 addrspace(4)* @llvm.amdgcn.implicitarg.ptr()
|
|
%cast = bitcast i8 addrspace(4)* %implicitarg.ptr to i32 addrspace(4)*
|
|
%load = load volatile i32, i32 addrspace(4)* %cast
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}opencl_func_implicitarg_ptr:
|
|
; GCN: s_waitcnt
|
|
; MESA: s_mov_b64 s[8:9], s[6:7]
|
|
; MESA: s_mov_b32 s11, 0xf000
|
|
; MESA: s_mov_b32 s10, -1
|
|
; MESA: buffer_load_dword v0, off, s[8:11], 0
|
|
; HSA: v_mov_b32_e32 v0, s6
|
|
; HSA: v_mov_b32_e32 v1, s7
|
|
; HSA: flat_load_dword v0, v[0:1]
|
|
; GCN-NEXT: s_waitcnt
|
|
; GCN-NEXT: s_setpc_b64
|
|
define void @opencl_func_implicitarg_ptr() #0 {
|
|
%implicitarg.ptr = call i8 addrspace(4)* @llvm.amdgcn.implicitarg.ptr()
|
|
%cast = bitcast i8 addrspace(4)* %implicitarg.ptr to i32 addrspace(4)*
|
|
%load = load volatile i32, i32 addrspace(4)* %cast
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}kernel_call_implicitarg_ptr_func_empty:
|
|
; GCN: enable_sgpr_kernarg_segment_ptr = 1
|
|
; HSA: kernarg_segment_byte_size = 0
|
|
; MESA: kernarg_segment_byte_size = 16
|
|
; GCN: s_mov_b64 s[6:7], s[4:5]
|
|
; GCN: s_swappc_b64
|
|
define amdgpu_kernel void @kernel_call_implicitarg_ptr_func_empty() #0 {
|
|
call void @func_implicitarg_ptr()
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}opencl_kernel_call_implicitarg_ptr_func_empty:
|
|
; GCN: enable_sgpr_kernarg_segment_ptr = 1
|
|
; HSA: kernarg_segment_byte_size = 48
|
|
; MESA: kernarg_segment_byte_size = 16
|
|
; GCN: s_mov_b64 s[6:7], s[4:5]
|
|
; GCN: s_swappc_b64
|
|
define amdgpu_kernel void @opencl_kernel_call_implicitarg_ptr_func_empty() #1 {
|
|
call void @func_implicitarg_ptr()
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}kernel_call_implicitarg_ptr_func:
|
|
; GCN: enable_sgpr_kernarg_segment_ptr = 1
|
|
; HSA: kernarg_segment_byte_size = 112
|
|
; MESA: kernarg_segment_byte_size = 464
|
|
|
|
; HSA: s_add_u32 s6, s4, 0x70
|
|
; MESA: s_add_u32 s6, s4, 0x1c0
|
|
|
|
; GCN: s_addc_u32 s7, s5, 0{{$}}
|
|
; GCN: s_swappc_b64
|
|
define amdgpu_kernel void @kernel_call_implicitarg_ptr_func([112 x i8]) #0 {
|
|
call void @func_implicitarg_ptr()
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}opencl_kernel_call_implicitarg_ptr_func:
|
|
; GCN: enable_sgpr_kernarg_segment_ptr = 1
|
|
; HSA: kernarg_segment_byte_size = 160
|
|
; MESA: kernarg_segment_byte_size = 464
|
|
|
|
; HSA: s_add_u32 s6, s4, 0x70
|
|
; MESA: s_add_u32 s6, s4, 0x1c0
|
|
|
|
; GCN: s_addc_u32 s7, s5, 0{{$}}
|
|
; GCN: s_swappc_b64
|
|
define amdgpu_kernel void @opencl_kernel_call_implicitarg_ptr_func([112 x i8]) #1 {
|
|
call void @func_implicitarg_ptr()
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}func_call_implicitarg_ptr_func:
|
|
; GCN-NOT: s6
|
|
; GCN-NOT: s7
|
|
; GCN-NOT: s[6:7]
|
|
define void @func_call_implicitarg_ptr_func() #0 {
|
|
call void @func_implicitarg_ptr()
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}opencl_func_call_implicitarg_ptr_func:
|
|
; GCN-NOT: s6
|
|
; GCN-NOT: s7
|
|
; GCN-NOT: s[6:7]
|
|
define void @opencl_func_call_implicitarg_ptr_func() #0 {
|
|
call void @func_implicitarg_ptr()
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}func_kernarg_implicitarg_ptr:
|
|
; GCN: s_waitcnt
|
|
; MESA: s_mov_b64 s[12:13], s[6:7]
|
|
; MESA: s_mov_b32 s15, 0xf000
|
|
; MESA: s_mov_b32 s14, -1
|
|
; MESA: buffer_load_dword v0, off, s[12:15], 0
|
|
; HSA: v_mov_b32_e32 v0, s6
|
|
; HSA: v_mov_b32_e32 v1, s7
|
|
; HSA: flat_load_dword v0, v[0:1]
|
|
; MESA: s_mov_b32 s10, s14
|
|
; MESA: s_mov_b32 s11, s15
|
|
; MESA: buffer_load_dword v0, off, s[8:11], 0
|
|
; HSA: v_mov_b32_e32 v0, s8
|
|
; HSA: v_mov_b32_e32 v1, s9
|
|
; HSA: flat_load_dword v0, v[0:1]
|
|
|
|
; GCN: s_waitcnt vmcnt(0)
|
|
define void @func_kernarg_implicitarg_ptr() #0 {
|
|
%kernarg.segment.ptr = call i8 addrspace(4)* @llvm.amdgcn.kernarg.segment.ptr()
|
|
%implicitarg.ptr = call i8 addrspace(4)* @llvm.amdgcn.implicitarg.ptr()
|
|
%cast.kernarg.segment.ptr = bitcast i8 addrspace(4)* %kernarg.segment.ptr to i32 addrspace(4)*
|
|
%cast.implicitarg = bitcast i8 addrspace(4)* %implicitarg.ptr to i32 addrspace(4)*
|
|
%load0 = load volatile i32, i32 addrspace(4)* %cast.kernarg.segment.ptr
|
|
%load1 = load volatile i32, i32 addrspace(4)* %cast.implicitarg
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}opencl_func_kernarg_implicitarg_ptr:
|
|
; GCN: s_waitcnt
|
|
; MESA: s_mov_b64 s[12:13], s[6:7]
|
|
; MESA: s_mov_b32 s15, 0xf000
|
|
; MESA: s_mov_b32 s14, -1
|
|
; MESA: buffer_load_dword v0, off, s[12:15], 0
|
|
; HSA: v_mov_b32_e32 v0, s6
|
|
; HSA: v_mov_b32_e32 v1, s7
|
|
; HSA: flat_load_dword v0, v[0:1]
|
|
; MESA: s_mov_b32 s10, s14
|
|
; MESA: s_mov_b32 s11, s15
|
|
; MESA: buffer_load_dword v0, off, s[8:11], 0
|
|
; HSA: v_mov_b32_e32 v0, s8
|
|
; HSA: v_mov_b32_e32 v1, s9
|
|
; HSA: flat_load_dword v0, v[0:1]
|
|
|
|
; GCN: s_waitcnt vmcnt(0)
|
|
define void @opencl_func_kernarg_implicitarg_ptr() #0 {
|
|
%kernarg.segment.ptr = call i8 addrspace(4)* @llvm.amdgcn.kernarg.segment.ptr()
|
|
%implicitarg.ptr = call i8 addrspace(4)* @llvm.amdgcn.implicitarg.ptr()
|
|
%cast.kernarg.segment.ptr = bitcast i8 addrspace(4)* %kernarg.segment.ptr to i32 addrspace(4)*
|
|
%cast.implicitarg = bitcast i8 addrspace(4)* %implicitarg.ptr to i32 addrspace(4)*
|
|
%load0 = load volatile i32, i32 addrspace(4)* %cast.kernarg.segment.ptr
|
|
%load1 = load volatile i32, i32 addrspace(4)* %cast.implicitarg
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}kernel_call_kernarg_implicitarg_ptr_func:
|
|
; GCN: s_mov_b64 s[6:7], s[4:5]
|
|
; HSA: s_add_u32 s8, s6, 0x70
|
|
; MESA: s_add_u32 s8, s6, 0x1c0
|
|
; GCN: s_addc_u32 s9, s7, 0
|
|
; GCN: s_swappc_b64
|
|
define amdgpu_kernel void @kernel_call_kernarg_implicitarg_ptr_func([112 x i8]) #0 {
|
|
call void @func_kernarg_implicitarg_ptr()
|
|
ret void
|
|
}
|
|
|
|
declare i8 addrspace(4)* @llvm.amdgcn.implicitarg.ptr() #2
|
|
declare i8 addrspace(4)* @llvm.amdgcn.kernarg.segment.ptr() #2
|
|
|
|
attributes #0 = { nounwind noinline }
|
|
attributes #1 = { nounwind noinline "amdgpu-implicitarg-num-bytes"="48" }
|
|
attributes #2 = { nounwind readnone speculatable }
|