Matt Arsenault 3763f307bd AMDGPU: Cleanup min/max legacy tests ...

Also add some more tests in preparation for
a future patch.

llvm-svn: 339526

2018-08-12 19:29:53 +00:00

..

AArch64

[SelectionDAG] try harder to convert funnel shift to rotate

2018-08-09 17:26:22 +00:00

AMDGPU

AMDGPU: Cleanup min/max legacy tests

2018-08-12 19:29:53 +00:00

ARC

…

ARM

[ARM] Adjust AND immediates to make them cheaper to select.

2018-08-10 21:21:53 +00:00

AVR

…

BPF

bpf: add missing RegState to notify MachineInstr verifier necessary register usage

2018-07-27 16:58:52 +00:00

Generic

[DWARF] Unclamp line table version on Darwin for v5 and later.

2018-08-08 21:16:50 +00:00

Hexagon

[Hexagon] Map ISD::TRAP to J2_trap0(#0)

2018-08-09 18:03:45 +00:00

Inputs

…

Lanai

…

Mips

[mips] Handle branch expansion corner cases

2018-08-07 10:45:45 +00:00

MIR

…

MSP430

…

Nios2

…

NVPTX

DAG: Check no-signed-zeros instead of unsafe-fp-math

2018-08-12 19:09:12 +00:00

PowerPC

[SelectionDAG] try harder to convert funnel shift to rotate

2018-08-09 17:26:22 +00:00

RISCV

[RISCV] Fixed test case failure due to r338047

2018-07-31 00:36:28 +00:00

SPARC

Regenerate remainder test.

2018-07-20 13:14:29 +00:00

SystemZ

[SystemZ] Improve handling of instructions which expand to several groups

2018-08-03 10:43:05 +00:00

Thumb

[ARM] Adjust AND immediates to make them cheaper to select.

2018-08-10 21:21:53 +00:00

Thumb2

…

WebAssembly

[WebAssembly] Added default stack-only instruction mode for MC.

2018-08-10 21:32:47 +00:00

WinCFGuard

Rename the cfguard module flag to cfguardtable

2018-08-10 09:48:53 +00:00

WinEH

…

X86

[X86] Change the MOV32ri64 pseudo instruction to def a GR64 directly instead of wrapping it in a SUBREG_TO_REG.

2018-08-11 05:33:00 +00:00

XCore

…