caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
3eed57e7ef7da5eda765ccc19fd26fb8dfcd8d41
clang-p2996/llvm/lib/Target/AMDGPU
History
Aakanksha Patil 3453f3dd46 [AMDGPU] Add gfx1035 target 
Differential Revision: https://reviews.llvm.org/D104804
2021-06-24 14:32:41 -04:00
..
AsmParser
[AMDGPU] Add 224-bit vector types and link 192-bit types to MVTs
2021-06-24 12:41:22 +09:00
Disassembler
[AMDGPU] Add v5f32/VReg_160 support for MIMG instructions
2021-06-08 11:11:40 +09:00
MCTargetDesc
[AMDGPU] Add gfx1035 target
2021-06-24 14:32:41 -04:00
TargetInfo
…
Utils
[AMDGPU] Add 224-bit vector types and link 192-bit types to MVTs
2021-06-24 12:41:22 +09:00
AMDGPU.h
[AMDGPU] Add Optimize VGPR LiveRange Pass.
2021-06-21 15:25:55 +08:00
AMDGPU.td
Reland "[AMDGPU] Add gfx1013 target"
2021-06-08 21:15:35 -04:00
AMDGPUAliasAnalysis.cpp
[NFC][AA] Prepare to convert AliasResult to class with PartialAlias offset.
2021-04-09 12:54:22 +03:00
AMDGPUAliasAnalysis.h
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
AMDGPUAlwaysInlinePass.cpp
[AMDGPU] Disable forceful inline of non-kernel functions which use LDS.
2021-04-15 09:12:56 +05:30
AMDGPUAnnotateKernelFeatures.cpp
[AMDGPU] Do not annotate features for graphics
2021-05-03 10:33:11 +02:00
AMDGPUAnnotateUniformValues.cpp
[OpaquePtr] Clean up some uses of Type::getPointerElementType()
2021-05-31 09:54:57 -07:00
AMDGPUArgumentUsageInfo.cpp
[GlobalISel] NFC: Change LLT::vector to take ElementCount.
2021-06-24 11:26:12 +01:00
AMDGPUArgumentUsageInfo.h
[AMDGPU] gfx90a support
2021-02-17 16:01:32 -08:00
AMDGPUAsmPrinter.cpp
[AMDGPU] Add 224-bit vector types and link 192-bit types to MVTs
2021-06-24 12:41:22 +09:00
AMDGPUAsmPrinter.h
[AMDGPU][IndirectCalls] Fix register usage propagation for indirect/external calls
2021-06-12 11:59:34 +05:30
AMDGPUAtomicOptimizer.cpp
[AMDGPU] Use reductions instead of scans in the atomic optimizer
2021-03-26 15:38:14 +00:00
AMDGPUCallingConv.td
[AMDGPU] Fix large return values with amdgpu_gfx
2021-04-15 14:57:56 +02:00
AMDGPUCallLowering.cpp
[GlobalISel] NFC: Change LLT::vector to take ElementCount.
2021-06-24 11:26:12 +01:00
AMDGPUCallLowering.h
AMDGPU/GlobalISel: Implement tail calls
2021-05-13 18:57:42 -04:00
AMDGPUCodeGenPrepare.cpp
[AMDGPU] [CodeGen] Fold negate llvm.amdgcn.class into test mask
2021-06-18 13:04:12 -06:00
AMDGPUCombine.td
AMDGPU/GlobalISel: Remove redundant G_FCANONICALIZE
2021-04-27 12:26:37 +02:00
AMDGPUExportClustering.cpp
[AMDGPU][MC] Refactored exp tgt handling
2021-01-26 14:54:15 +03:00
AMDGPUExportClustering.h
[llvm] Add missing header guards (NFC)
2021-01-30 09:53:42 -08:00
AMDGPUFeatures.td
…
AMDGPUFixFunctionBitcasts.cpp
…
AMDGPUFrameLowering.cpp
…
AMDGPUFrameLowering.h
…
AMDGPUGenRegisterBankInfo.def
…
AMDGPUGISel.td
AMDGPU/GlobalISel: Add integer med3 combines
2021-04-27 11:52:23 +02:00
AMDGPUGlobalISelUtils.cpp
[AMDGPU][GlobalISel] Handle G_PTR_ADD when looking for constant offset
2021-01-28 11:20:09 +01:00
AMDGPUGlobalISelUtils.h
[ADT] Move DenseMapInfo for ArrayRef/StringRef into respective headers (NFC)
2021-06-03 18:34:36 +02:00
AMDGPUHSAMetadataStreamer.cpp
AMDGPU: Add target id and code object v4 support
2021-03-24 11:54:05 -04:00
AMDGPUHSAMetadataStreamer.h
AMDGPU: Add target id and code object v4 support
2021-03-24 11:54:05 -04:00
AMDGPUInstCombineIntrinsic.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
AMDGPUInstrInfo.cpp
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
AMDGPUInstrInfo.h
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
AMDGPUInstrInfo.td
AMDGPU: Move zeroed FP high bits optimization to patterns
2021-06-22 12:47:56 -04:00
AMDGPUInstructions.td
[AMDGPU] Improve Codegen for build_vector
2021-05-12 14:17:44 +01:00
AMDGPUInstructionSelector.cpp
[GlobalISel] NFC: Change LLT::vector to take ElementCount.
2021-06-24 11:26:12 +01:00
AMDGPUInstructionSelector.h
[AMDGPU] Use SIInstrFlags for flat variants. NFC
2021-04-09 12:28:36 +02:00
AMDGPUISelDAGToDAG.cpp
AMDGPU: Fix high 16-bit optimization on gfx9
2021-06-22 13:16:45 -04:00
AMDGPUISelLowering.cpp
[AMDGPU] Add 224-bit vector types and link 192-bit types to MVTs
2021-06-24 12:41:22 +09:00
AMDGPUISelLowering.h
AMDGPU: Move zeroed FP high bits optimization to patterns
2021-06-22 12:47:56 -04:00
AMDGPULateCodeGenPrepare.cpp
AMDGPU: Fix assert on constant load from addrspacecasted pointer
2021-05-11 20:12:20 -04:00
AMDGPULegalizerInfo.cpp
[GlobalISel] NFC: Change LLT::vector to take ElementCount.
2021-06-24 11:26:12 +01:00
AMDGPULegalizerInfo.h
[AMDGPU] Remove dead declaration (NFC).
2021-05-25 16:04:04 +05:30
AMDGPULibCalls.cpp
[CodeGen] Add missing includes (NFC)
2021-06-06 15:48:27 +02:00
AMDGPULibFunc.cpp
[amdgpu] Add -enable-ocl-mangling-mismatch-workaround.
2021-06-08 15:42:27 -04:00
AMDGPULibFunc.h
…
AMDGPULowerIntrinsics.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
AMDGPULowerKernelArguments.cpp
[CodeGen] Add missing includes (NFC)
2021-06-06 15:48:27 +02:00
AMDGPULowerKernelAttributes.cpp
Normalize interaction with boolean attributes
2021-04-17 08:17:33 +02:00
AMDGPULowerModuleLDSPass.cpp
[AMDGPU] Check for pointer operand while refining LDS align
2021-06-23 12:27:55 -07:00
AMDGPUMachineCFGStructurizer.cpp
[AMDGPU] Fix build breakage
2021-02-14 09:02:55 -08:00
AMDGPUMachineFunction.cpp
[AMDGPU] Fix module LDS selection
2021-05-20 15:59:01 -07:00
AMDGPUMachineFunction.h
[amdgpu] Implement lower function LDS pass
2021-03-15 15:24:01 +00:00
AMDGPUMachineModuleInfo.cpp
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
AMDGPUMachineModuleInfo.h
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
AMDGPUMacroFusion.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
AMDGPUMacroFusion.h
[llvm] Add missing header guards (NFC)
2021-01-30 09:53:42 -08:00
AMDGPUMCInstLower.cpp
[AMDGPU] Remove SI_MASK_BRANCH
2021-03-09 09:13:23 +08:00
AMDGPUMIRFormatter.cpp
[AMDGPU] Implement mir parseCustomPseudoSourceValue
2021-01-22 11:24:08 +01:00
AMDGPUMIRFormatter.h
[AMDGPU] Implement mir parseCustomPseudoSourceValue
2021-01-22 11:24:08 +01:00
AMDGPUOpenCLEnqueuedBlockLowering.cpp
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
AMDGPUPerfHintAnalysis.cpp
[CodeGen] Add missing includes (NFC)
2021-06-06 15:48:27 +02:00
AMDGPUPerfHintAnalysis.h
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
AMDGPUPostLegalizerCombiner.cpp
AMDGPU/GlobalISel: Remove redundant G_FCANONICALIZE
2021-04-27 12:26:37 +02:00
AMDGPUPreLegalizerCombiner.cpp
[GlobalISel] NFC: Change LLT::vector to take ElementCount.
2021-06-24 11:26:12 +01:00
AMDGPUPrintfRuntimeBinding.cpp
AMDGPUPrintfRuntimeBinding - don't dereference a dyn_cast<> pointer. NFCI.
2021-01-28 12:38:44 +00:00
AMDGPUPromoteAlloca.cpp
[OpaquePtr] Create API to make a copy of a PointerType with some address space
2021-06-01 16:52:32 -07:00
AMDGPUPropagateAttributes.cpp
Revert "[AMDGPU] [IndirectCalls] Don't propagate attributes to address taken functions and their callees"
2021-06-24 02:33:50 +01:00
AMDGPUPTNote.h
AMDGPU: Add target id and code object v4 support
2021-03-24 11:54:05 -04:00
AMDGPURegBankCombiner.cpp
AMDGPU/GlobalISel: Add integer med3 combines
2021-04-27 11:52:23 +02:00
AMDGPURegisterBankInfo.cpp
[GlobalISel] NFC: Change LLT::vector to take ElementCount.
2021-06-24 11:26:12 +01:00
AMDGPURegisterBankInfo.h
[AMDGPU][GlobalISel] Use scalar min/max instructions
2021-02-04 17:04:32 +00:00
AMDGPURegisterBanks.td
[AMDGPU] Add 224-bit vector types and link 192-bit types to MVTs
2021-06-24 12:41:22 +09:00
AMDGPUReplaceLDSUseWithPointer.cpp
[AMDGPU] Replace non-kernel function uses of LDS globals by pointers.
2021-06-21 11:51:49 +05:30
AMDGPURewriteOutArguments.cpp
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
AMDGPUSearchableTables.td
[AMDGPU] gfx90a support
2021-02-17 16:01:32 -08:00
AMDGPUSubtarget.cpp
AMDGPU: Try to eliminate clearing of high bits of 16-bit instructions
2021-06-22 13:42:49 -04:00
AMDGPUSubtarget.h
[AMDGPU] gfx90a support
2021-02-17 16:01:32 -08:00
AMDGPUTargetMachine.cpp
[AMDGPU] Add Optimize VGPR LiveRange Pass.
2021-06-21 15:25:55 +08:00
AMDGPUTargetMachine.h
[NewPM] Hide pass manager debug logging behind -debug-pass-manager-verbose
2021-05-07 21:51:47 -07:00
AMDGPUTargetObjectFile.cpp
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
AMDGPUTargetObjectFile.h
…
AMDGPUTargetTransformInfo.cpp
[CodeGen] Add missing includes (NFC)
2021-06-06 15:48:27 +02:00
AMDGPUTargetTransformInfo.h
[TTI] NFC: Change getVectorSplitCost to return InstructionCost
2021-04-21 17:32:02 +03:00
AMDGPUUnifyDivergentExitNodes.cpp
[AMDGPU] Fix typo in comment
2021-05-18 10:15:49 +01:00
AMDGPUUnifyMetadata.cpp
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
AMDILCFGStructurizer.cpp
[NewPM] Cleanup IR printing instrumentation
2021-04-15 09:50:55 -07:00
AMDKernelCodeT.h
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
BUFInstructions.td
[AMDGPU] Remove unused multiclass MUBUF_Real_gfx10_with_name
2021-06-23 14:37:28 +01:00
CaymanInstructions.td
…
CMakeLists.txt
[AMDGPU] Add Optimize VGPR LiveRange Pass.
2021-06-21 15:25:55 +08:00
DSInstructions.td
[AMDGPU] Set IsAtomicRet and IsAtomicNoRet on Real instructions
2021-06-16 12:23:29 +01:00
EvergreenInstructions.td
[AMDGPU] Inline FSHRPattern into its only use. NFC.
2021-03-26 09:32:02 +00:00
EXPInstructions.td
…
FLATInstructions.td
[AMDGPU] Set IsAtomicRet and IsAtomicNoRet on Real instructions
2021-06-16 12:23:29 +01:00
GCNDPPCombine.cpp
[AMDGPU] GCNDPPCombine: don't shrink V_ADD_CO_U32 if carry out is used
2021-04-20 09:17:52 +01:00
GCNHazardRecognizer.cpp
[AMDGPU] Limit runs of fixLdsBranchVmemWARHazard
2021-06-14 22:30:23 +02:00
GCNHazardRecognizer.h
[AMDGPU] Limit runs of fixLdsBranchVmemWARHazard
2021-06-14 22:30:23 +02:00
GCNILPSched.cpp
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
GCNIterativeScheduler.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
GCNIterativeScheduler.h
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
GCNMinRegStrategy.cpp
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
GCNNSAReassign.cpp
[AMDGPU] Do not reassign spilled registers
2021-01-27 16:29:05 -08:00
GCNProcessors.td
[AMDGPU] Add gfx1035 target
2021-06-24 14:32:41 -04:00
GCNRegPressure.cpp
[AMDGPU] gfx90a support
2021-02-17 16:01:32 -08:00
GCNRegPressure.h
[AMDGPU] gfx90a support
2021-02-17 16:01:32 -08:00
GCNSchedStrategy.cpp
[AMDGPU] Avoid second rescheduling for some regions
2021-02-26 12:29:37 -08:00
GCNSchedStrategy.h
[AMDGPU] Avoid second rescheduling for some regions
2021-02-26 12:29:37 -08:00
GCNSubtarget.h
AMDGPU: Try to eliminate clearing of high bits of 16-bit instructions
2021-06-22 13:42:49 -04:00
InstCombineTables.td
…
MIMGInstructions.td
Reland "[AMDGPU] Add gfx1013 target"
2021-06-08 21:15:35 -04:00
R600.td
…
R600AsmPrinter.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
R600AsmPrinter.h
…
R600ClauseMergePass.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
R600ControlFlowFinalizer.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
R600Defines.h
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
R600EmitClauseMarkers.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
R600ExpandSpecialInstrs.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
R600FrameLowering.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
R600FrameLowering.h
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
R600InstrFormats.td
…
R600InstrInfo.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
R600InstrInfo.h
…
R600Instructions.td
…
R600ISelLowering.cpp
[DAG] Add a generic expansion for SHIFT_PARTS opcodes using funnel shifts
2021-05-07 13:12:30 +01:00
R600ISelLowering.h
[DAG] Add a generic expansion for SHIFT_PARTS opcodes using funnel shifts
2021-05-07 13:12:30 +01:00
R600MachineFunctionInfo.cpp
…
R600MachineFunctionInfo.h
…
R600MachineScheduler.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
R600MachineScheduler.h
…
R600OpenCLImageTypeLoweringPass.cpp
TransformUtils: Fix metadata handling in CloneModule (and improve CloneFunctionInto)
2021-02-15 11:56:00 -08:00
R600OptimizeVectorRegisters.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
R600Packetizer.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
R600Processors.td
…
R600RegisterInfo.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
R600RegisterInfo.h
…
R600RegisterInfo.td
…
R600Schedule.td
…
R600Subtarget.h
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
R700Instructions.td
…
SIAnnotateControlFlow.cpp
[AMDGPU] Do not annotate an else branch if there is a kill
2021-03-12 11:52:08 +09:00
SIDefines.h
[AMDGPU] IsFlatScratch/Global -> FlatScratch/Global
2021-04-09 11:20:31 +02:00
SIFixSGPRCopies.cpp
[AMDGPU] Introduce Strict WQM mode
2021-03-03 14:19:16 +01:00
SIFixVGPRCopies.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
SIFoldOperands.cpp
AMDGPU: Try to eliminate clearing of high bits of 16-bit instructions
2021-06-22 13:42:49 -04:00
SIFormMemoryClauses.cpp
[AMDGPU][NFC] Fix typos in SIFormMemoryClauses description
2021-05-06 07:47:39 -07:00
SIFrameLowering.cpp
[AMDGPU] Use s_add_i32 for address additions
2021-06-07 16:09:48 +02:00
SIFrameLowering.h
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
SIInsertHardClauses.cpp
[AMDGPU] Do not clause NSA instructions
2021-05-14 12:54:56 +09:00
SIInsertWaitcnts.cpp
[AMDGPU] Remove assert
2021-05-12 14:52:37 +02:00
SIInstrFormats.td
[AMDGPU] IsFlatScratch/Global -> FlatScratch/Global
2021-04-09 11:20:31 +02:00
SIInstrInfo.cpp
[AMDGPU] Add 224-bit vector types and link 192-bit types to MVTs
2021-06-24 12:41:22 +09:00
SIInstrInfo.h
[AMDGPU] Update SCC defs to VCC when uses are changed to VCC
2021-05-14 18:05:05 -04:00
SIInstrInfo.td
AMDGPU: Move zeroed FP high bits optimization to patterns
2021-06-22 12:47:56 -04:00
SIInstructions.td
[AMDGPU] Add 224-bit vector types and link 192-bit types to MVTs
2021-06-24 12:41:22 +09:00
SIISelLowering.cpp
[AMDGPU] Add 224-bit vector types and link 192-bit types to MVTs
2021-06-24 12:41:22 +09:00
SIISelLowering.h
[TTI] NFC: Change getTypeLegalizationCost to return InstructionCost.
2021-04-30 22:51:51 +03:00
SILateBranchLowering.cpp
[AMDGPU] Add MDT update missing from D98915
2021-03-20 13:38:58 +09:00
SILoadStoreOptimizer.cpp
AMDGPU: Fix SILoadStoreOptimizer for gfx90a
2021-05-11 21:26:43 -04:00
SILowerControlFlow.cpp
[AMDGPU] Add llvm.amdgcn.wqm.demote intrinsic
2021-02-15 08:45:46 +09:00
SILowerI1Copies.cpp
[Target] Use llvm::append_range (NFC)
2021-01-24 12:18:56 -08:00
SILowerSGPRSpills.cpp
[AMDGPU] Free reserved VGPR if no SGPR spill
2021-03-12 08:11:14 +08:00
SIMachineFunctionInfo.cpp
[AMDGPU] Add support for architected flat scratch
2021-05-14 10:53:48 -07:00
SIMachineFunctionInfo.h
[AMDGPU] Serialize MFInfo::ScavengeFI
2021-05-07 11:15:25 +02:00
SIMachineScheduler.cpp
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
SIMachineScheduler.h
[NFC][AMDGPU] Reduce include files dependency.
2021-01-07 22:22:05 +03:00
SIMemoryLegalizer.cpp
Rename MachineMemOperand::getOrdering -> getSuccessOrdering.
2021-06-21 16:49:27 -07:00
SIModeRegister.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
SIOptimizeExecMasking.cpp
[AMDGPU] Move kill lowering to WQM pass and add live mask tracking
2021-02-11 20:31:29 +09:00
SIOptimizeExecMaskingPreRA.cpp
[AMDGPU] SIOptimizeExecMaskingPreRA should check constant bus constraint when folds EXEC copy
2021-03-24 14:14:13 +03:00
SIOptimizeVGPRLiveRange.cpp
[NFC] Wrap entire assert-only block in LLVM_DEBUG
2021-06-21 04:01:27 -07:00
SIPeepholeSDWA.cpp
[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets
2021-01-20 22:22:45 +03:00
SIPostRABundler.cpp
AMDGPU: Use kill instruction to hint soft clause live ranges
2021-02-26 18:26:40 -05:00
SIPreAllocateWWMRegs.cpp
[AMDGPU] Save WWM registers in functions
2021-04-23 18:09:24 +02:00
SIPreEmitPeephole.cpp
[AMDGPU] Remove set_gpr_idx instructions in conditional blocks
2021-04-30 22:15:45 +01:00
SIProgramInfo.cpp
…
SIProgramInfo.h
[AMDGPU] gfx90a support
2021-02-17 16:01:32 -08:00
SIRegisterInfo.cpp
[AMDGPU] Add 224-bit vector types and link 192-bit types to MVTs
2021-06-24 12:41:22 +09:00
SIRegisterInfo.h
[AMDGPU][NFC] Remove non-existing function header
2021-05-26 18:20:33 +02:00
SIRegisterInfo.td
[AMDGPU] Add 224-bit vector types and link 192-bit types to MVTs
2021-06-24 12:41:22 +09:00
SISchedule.td
[AMDGPU] Add TransVALU to gfx10
2021-04-20 15:34:43 +02:00
SIShrinkInstructions.cpp
[AMDGPU] Add v5f32/VReg_160 support for MIMG instructions
2021-06-08 11:11:40 +09:00
SIWholeQuadMode.cpp
[AMDGPU] Fix WQM failure with single block inactive demote
2021-05-06 21:02:26 +09:00
SMInstructions.td
[AMDGPU] Set IsAtomicRet and IsAtomicNoRet on Real instructions
2021-06-16 12:23:29 +01:00
SOPInstructions.td
[AMDGPU] Set SALU, VALU and other instruction type flags on Real instructions
2021-06-16 13:36:02 +01:00
VIInstrFormats.td
…
VOP1Instructions.td
[AMDGPU] Set SALU, VALU and other instruction type flags on Real instructions
2021-06-16 13:36:02 +01:00
VOP2Instructions.td
[AMDGPU] Set SALU, VALU and other instruction type flags on Real instructions
2021-06-16 13:36:02 +01:00
VOP3Instructions.td
[AMDGPU] Tweak VOP3_INTERP16 profile
2021-05-17 15:28:00 +01:00
VOP3PInstructions.td
[AMDGPU] Set VOP3P flag on Real instructions
2021-06-16 15:00:45 +01:00
VOPCInstructions.td
[AMDGPU] Set SALU, VALU and other instruction type flags on Real instructions
2021-06-16 13:36:02 +01:00
VOPInstructions.td
[AMDGPU] Set SALU, VALU and other instruction type flags on Real instructions
2021-06-16 13:36:02 +01:00