Logo
Explore Help
Register Sign In
caio/clang-p2996
1
0
Fork 0
You've already forked clang-p2996
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
3f954f575156bce8ac81d6b4d94de443786befed
clang-p2996/llvm/test/Transforms/LoopVectorize/PowerPC
History
Florian Hahn a8ec1eb843 [VPlan] Dont assign slots to VPValues with an underlying value.
This makes sure the numbering for VPValues without underlying
values is consecutive.
2024-04-09 21:30:51 +01:00
..
interleave_IC.ll
[LV] Remove unused configuration option (#82955)
2024-02-28 10:17:25 -08:00
interleaved-pointer-runtime-check-unprofitable.ll
…
large-loop-rdx.ll
…
lit.local.cfg
…
massv-altivec.ll
…
massv-calls.ll
…
massv-nobuiltin.ll
…
massv-unsupported.ll
…
optimal-epilog-vectorization-profitability.ll
…
optimal-epilog-vectorization.ll
[VPlan] Update stale test after 9536a6286, fix formatting.
2024-01-31 13:45:38 +00:00
pr30990.ll
…
pr41179.ll
…
predcost.ll
…
reg-usage.ll
…
small-loop-rdx.ll
…
stride-vectorization.ll
…
vectorize-bswap.ll
…
vectorize-force-tail-with-evl.ll
[LV, VP]VP intrinsics support for the Loop Vectorizer + adding new tail-folding mode using EVL. (#76172)
2024-04-04 18:30:17 -04:00
vectorize-only-for-real.ll
…
vplan-force-tail-with-evl.ll
[VPlan] Dont assign slots to VPValues with an underlying value.
2024-04-09 21:30:51 +01:00
vsx-tsvc-s173.ll
…
widened-massv-call.ll
…
widened-massv-vfabi-attr.ll
…
Powered by Gitea Version: 1.25.1 Page: 1035ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API