d94d079a6a
Summary: This patch fixes pr23772 [ARM] r226200 can emit illegal thumb2 instruction: "sub sp, r12, #80". The violation was that SUB and ADD (reg, immediate) instructions can only write to SP if the source register is also SP. So the above instructions was unpredictable. To enforce that the instruction t2(ADD|SUB)ri does not write to SP we now enforce the destination register to be rGPR (That exclude PC and SP). Different than the ARM specification, that defines one instruction that can read from SP, and one that can't, here we inserted one that can't write to SP, and other that can only write to SP as to reuse most of the hard-coded size optimizations. When performing this change, it uncovered that emitting Thumb2 Reg plus Immediate could not emit all variants of ADD SP, SP #imm instructions before so it was refactored to be able to. (see test/CodeGen/Thumb2/mve-stacksplot.mir where we use a subw sp, sp, Imm12 variant ) It also uncovered a disassembly issue of adr.w instructions, that were only written as SUBW instructions (see llvm/test/MC/Disassembler/ARM/thumb2.txt). Reviewers: eli.friedman, dmgreen, carwil, olista01, efriedma, andreadb Reviewed By: efriedma Subscribers: gbedwell, john.brawn, efriedma, ostannard, kristof.beyls, hiraditya, dmgreen, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D70680
96 lines
3.4 KiB
YAML
96 lines
3.4 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -o - %s -mtriple=thumbv8.1m.main-arm-none-eabi -mattr=+fullfp16 -run-pass=stack-protector -run-pass=prologepilog | FileCheck %s
|
|
---
|
|
name: func0
|
|
tracksRegLiveness: true
|
|
stack:
|
|
- { id: 0, name: '', type: default, offset: 0, size: 2, alignment: 2,
|
|
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
|
|
local-offset: -1200, debug-info-variable: '', debug-info-expression: '',
|
|
debug-info-location: '' }
|
|
- { id: 1, name: '', type: default, offset: 0, size: 1200, alignment: 4,
|
|
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
|
|
local-offset: -2, debug-info-variable: '', debug-info-expression: '',
|
|
debug-info-location: '' }
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: func0
|
|
; CHECK: liveins: $r4, $r5, $r6, $r7, $r8, $r9, $r10, $r11, $lr
|
|
; CHECK: $sp = frame-setup t2STMDB_UPD $sp, 14, $noreg, killed $r4, killed $r5, killed $r6, killed $r7, killed $r8, killed $r9, killed $r10, killed $r11, killed $lr
|
|
; CHECK: frame-setup CFI_INSTRUCTION def_cfa_offset 36
|
|
; CHECK: frame-setup CFI_INSTRUCTION offset $lr, -4
|
|
; CHECK: frame-setup CFI_INSTRUCTION offset $r11, -8
|
|
; CHECK: frame-setup CFI_INSTRUCTION offset $r10, -12
|
|
; CHECK: frame-setup CFI_INSTRUCTION offset $r9, -16
|
|
; CHECK: frame-setup CFI_INSTRUCTION offset $r8, -20
|
|
; CHECK: frame-setup CFI_INSTRUCTION offset $r7, -24
|
|
; CHECK: frame-setup CFI_INSTRUCTION offset $r6, -28
|
|
; CHECK: frame-setup CFI_INSTRUCTION offset $r5, -32
|
|
; CHECK: frame-setup CFI_INSTRUCTION offset $r4, -36
|
|
; CHECK: $sp = frame-setup t2SUBspImm killed $sp, 1208, 14, $noreg, $noreg
|
|
; CHECK: frame-setup CFI_INSTRUCTION def_cfa_offset 1244
|
|
; CHECK: $r0 = IMPLICIT_DEF
|
|
; CHECK: $r1 = IMPLICIT_DEF
|
|
; CHECK: $r2 = IMPLICIT_DEF
|
|
; CHECK: $r3 = IMPLICIT_DEF
|
|
; CHECK: $r4 = IMPLICIT_DEF
|
|
; CHECK: $r5 = IMPLICIT_DEF
|
|
; CHECK: $r6 = IMPLICIT_DEF
|
|
; CHECK: $r7 = IMPLICIT_DEF
|
|
; CHECK: $r8 = IMPLICIT_DEF
|
|
; CHECK: $r9 = IMPLICIT_DEF
|
|
; CHECK: $r10 = IMPLICIT_DEF
|
|
; CHECK: $r11 = IMPLICIT_DEF
|
|
; CHECK: $r12 = IMPLICIT_DEF
|
|
; CHECK: $lr = IMPLICIT_DEF
|
|
; CHECK: t2STRi12 killed $r0, $sp, 0, 14, $noreg :: (store 4 into %stack.2)
|
|
; CHECK: $r0 = t2ADDri killed $sp, 1024, 14, $noreg, $noreg
|
|
; CHECK: renamable $s4 = VLDRH killed $r0, 91, 14, $noreg :: (dereferenceable load 2 from %stack.0)
|
|
; CHECK: $r0 = t2LDRi12 $sp, 0, 14, $noreg :: (load 4 from %stack.2)
|
|
; CHECK: KILL $r0
|
|
; CHECK: KILL $r1
|
|
; CHECK: KILL $r2
|
|
; CHECK: KILL $r3
|
|
; CHECK: KILL $r4
|
|
; CHECK: KILL $r5
|
|
; CHECK: KILL $r6
|
|
; CHECK: KILL $r7
|
|
; CHECK: KILL $r8
|
|
; CHECK: KILL $r9
|
|
; CHECK: KILL $r10
|
|
; CHECK: KILL $r11
|
|
; CHECK: KILL $r12
|
|
; CHECK: KILL $lr
|
|
$r0 = IMPLICIT_DEF
|
|
$r1 = IMPLICIT_DEF
|
|
$r2 = IMPLICIT_DEF
|
|
$r3 = IMPLICIT_DEF
|
|
$r4 = IMPLICIT_DEF
|
|
$r5 = IMPLICIT_DEF
|
|
$r6 = IMPLICIT_DEF
|
|
$r7 = IMPLICIT_DEF
|
|
$r8 = IMPLICIT_DEF
|
|
$r9 = IMPLICIT_DEF
|
|
$r10 = IMPLICIT_DEF
|
|
$r11 = IMPLICIT_DEF
|
|
$r12 = IMPLICIT_DEF
|
|
$lr = IMPLICIT_DEF
|
|
|
|
renamable $s4 = VLDRH %stack.0, 0, 14, $noreg :: (dereferenceable load 2 from %stack.0)
|
|
|
|
KILL $r0
|
|
KILL $r1
|
|
KILL $r2
|
|
KILL $r3
|
|
KILL $r4
|
|
KILL $r5
|
|
KILL $r6
|
|
KILL $r7
|
|
KILL $r8
|
|
KILL $r9
|
|
KILL $r10
|
|
KILL $r11
|
|
KILL $r12
|
|
KILL $lr
|
|
...
|