Krzysztof Parzyszek 5948ea78b9 [Hexagon] Handle returning small structures by value ...

This is compliant with the official ABI, but allows experimentation with
calling conventions.

llvm-svn: 275822

2016-07-18 17:30:41 +00:00

..

intrinsics

[Hexagon] Add support for __builtin_prefetch

2016-02-18 13:58:38 +00:00

vect

[Hexagon] Split double registers

2015-10-16 20:38:54 +00:00

absaddr-store.ll

[Hexagon] Fix printing the address operand of S2_storerinewabs

2016-04-19 20:20:33 +00:00

absimm.ll

[Hexagon] Fixing store instructions and reenabling a few more tests.

2015-11-10 00:22:00 +00:00

adde.ll

[Hexagon] Enable the post-RA scheduler

2016-05-26 19:44:28 +00:00

addh-sext-trunc.ll

[Hexagon] Adding some codegen tests and updating some to match spec.

2015-06-13 21:46:39 +00:00

addh-shifted.ll

[Hexagon] Adding some codegen tests and updating some to match spec.

2015-06-13 21:46:39 +00:00

addh.ll

[Hexagon] Adding some codegen tests and updating some to match spec.

2015-06-13 21:46:39 +00:00

addrmode-indoff.ll

[Hexagon] Adding some codegen tests and updating some to match spec.

2015-06-13 21:46:39 +00:00

alu64.ll

[Hexagon] Preprocess mapped instructions before lowering to MC

2015-12-15 17:05:45 +00:00

always-ext.ll

[Hexagon] Fixing load instruction parsing and reenabling tests.

2015-11-10 00:02:27 +00:00

args.ll

[Hexagon] Adding some codegen tests and updating some to match spec.

2015-06-13 21:46:39 +00:00

ashift-left-right.ll

[Hexagon] Adding some codegen tests and updating some to match spec.

2015-06-13 21:46:39 +00:00

Atomics.ll

[Hexagon] Handle expansion of cmpxchg

2016-06-22 16:07:10 +00:00

avoid-predspill-calleesaved.ll

[Hexagon] Optimize stack slot spills

2016-02-12 22:53:35 +00:00

avoid-predspill.ll

[Hexagon] Optimize stack slot spills

2016-02-12 22:53:35 +00:00

barrier-flag.ll

[Hexagon] Adding some codegen tests and updating some to match spec.

2015-06-13 21:46:39 +00:00

base-offset-addr.ll

[Hexagon] Adding some codegen tests and updating some to match spec.

2015-06-13 21:46:39 +00:00

base-offset-post.ll

[Hexagon] Adding some codegen tests and updating some to match spec.

2015-06-13 21:46:39 +00:00

bit-eval.ll

[Hexagon] Preprocess mapped instructions before lowering to MC

2015-12-15 17:05:45 +00:00

bit-extractu-half.ll

[Hexagon] Use S2_lsr_i_r instead of S2_extractu to obtain upper halfword

2016-01-14 21:59:22 +00:00

bit-loop.ll

[Hexagon] Bit-based instruction simplification

2015-10-20 22:57:13 +00:00

bit-phi.ll

[Hexagon] Do not insert non-phis before phis in bit simplification

2016-01-13 15:48:18 +00:00

bitconvert-vector.ll

[Hexagon] Equally-sized vectors are equivalent in ISel (except vNi1)

2016-06-27 15:08:22 +00:00

block-addr.ll

[Hexagon] Treat all conditional branches as predicted (not-taken by default)

2016-05-09 18:22:07 +00:00

block-ranges-nodef.ll

[Hexagon] Properly close live range in HexagonBlockRanges ---add testcase

2016-04-22 17:30:13 +00:00

branch-non-mbb.ll

[Hexagon] Handle branches with non-mbb operands

2016-01-14 15:05:27 +00:00

BranchPredict.ll

…

brev_ld.ll

[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores

2016-02-12 17:01:51 +00:00

brev_st.ll

[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores

2016-02-12 17:01:51 +00:00

bugAsmHWloop.ll

[Hexagon] Printing packet brackets when asm printing and adding a number of tests that test packet brackets.

2015-06-18 20:43:50 +00:00

builtin-prefetch-offset.ll

[Hexagon] Add support for __builtin_prefetch

2016-02-18 13:58:38 +00:00

builtin-prefetch.ll

[Hexagon] Add support for __builtin_prefetch

2016-02-18 13:58:38 +00:00

calling-conv-2.ll

…

callr-dep-edge.ll

[ScheduleDAG] Make sure to process all def operands before any use operands

2016-05-10 16:50:30 +00:00

cext-check.ll

[Hexagon] Simplify HexagonInstrInfo::isPredicable

2016-05-16 16:56:10 +00:00

cext-valid-packet1.ll

[Hexagon] Printing packet brackets when asm printing and adding a number of tests that test packet brackets.

2015-06-18 20:43:50 +00:00

cext-valid-packet2.ll

[Hexagon] Printing packet brackets when asm printing and adding a number of tests that test packet brackets.

2015-06-18 20:43:50 +00:00

cext.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

cexti16.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

cfi-late.ll

[PR27284] Reverse the ownership between DICompileUnit and DISubprogram.

2016-04-15 15:57:41 +00:00

cfi-offset.ll

[Hexagon] Use offsets relative to FP+8 in .cfi_offset instructions

2016-05-11 14:53:07 +00:00

checktabs.ll

[Hexagon] Printing packet brackets when asm printing and adding a number of tests that test packet brackets.

2015-06-18 20:43:50 +00:00

circ_ld.ll

[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores

2016-02-12 17:01:51 +00:00

circ_ldd_bug.ll

…

circ_ldw.ll

…

circ_st.ll

[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores

2016-02-12 17:01:51 +00:00

circ-load-isel.ll

[Hexagon] Remove dead nodes from SelectionDAG to avoid cycles

2016-05-13 18:48:15 +00:00

clr_set_toggle.ll

[Hexagon] Improve patterns with stack-based addressing

2016-07-15 15:35:52 +00:00

cmp_pred2.ll

…

cmp_pred_reg.ll

[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.

2015-06-17 17:19:05 +00:00

cmp_pred.ll

[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.

2015-06-17 17:19:05 +00:00

cmp-extend.ll

[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.

2015-06-17 17:19:05 +00:00

cmp-promote.ll

[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.

2015-06-17 17:19:05 +00:00

cmp-to-genreg.ll

[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.

2015-06-17 17:19:05 +00:00

cmp-to-predreg.ll

[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.

2015-06-17 17:19:05 +00:00

cmp.ll

Revert r265817

2016-04-08 18:15:37 +00:00

cmpb_pred.ll

[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.

2015-06-17 17:19:05 +00:00

cmpb-eq.ll

[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.

2015-06-17 17:19:05 +00:00

combine_ir.ll

[Hexagon] Split double registers

2015-10-16 20:38:54 +00:00

combine.ll

[Hexagon] Split double registers

2015-10-16 20:38:54 +00:00

common-gep-basic.ll

[Hexagon] Implement commoning of GetElementPtr instructions

2015-07-08 19:22:28 +00:00

common-gep-icm.ll

[Hexagon] Implement commoning of GetElementPtr instructions

2015-07-08 19:22:28 +00:00

compound.ll

[Hexagon] Fixing compound register printing and reenabling more tests.

2015-11-10 00:51:56 +00:00

const64.ll

[Hexagon] Generate CONST64 when optimizing for size in copy-to-combine

2016-01-15 14:08:31 +00:00

convertdptoint.ll

…

convertdptoll.ll

…

convertsptoint.ll

…

convertsptoll.ll

…

csr-func-usedef.ll

[Hexagon] Register save/restore functions do not follow regular conventions

2016-04-25 17:49:44 +00:00

ctlz-cttz-ctpop.ll

…

ctor.ll

…

dadd.ll

…

dmul.ll

…

double.ll

…

doubleconvert-ieee-rnd-near.ll

…

dsub.ll

…

dualstore.ll

[Hexagon] Reapply r239097 with tests corrected for shuffling and duplexing.

2015-06-05 16:00:11 +00:00

duplex.ll

[Hexagon] Reapply r239097 with tests corrected for shuffling and duplexing.

2015-06-05 16:00:11 +00:00

early-if-conversion-bug1.ll

[Hexagon] Add an early if-conversion pass

2015-10-06 15:49:14 +00:00

early-if-phi-i1.ll

[Hexagon] Add an early if-conversion pass

2015-10-06 15:49:14 +00:00

early-if-spare.ll

[Hexagon] Add an early if-conversion pass

2015-10-06 15:49:14 +00:00

early-if.ll

[Hexagon] Add an early if-conversion pass

2015-10-06 15:49:14 +00:00

eh_return.ll

[Hexagon] Printing packet brackets when asm printing and adding a number of tests that test packet brackets.

2015-06-18 20:43:50 +00:00

eliminate-pred-spill.ll

[Hexagon] HexagonMachineScheduler should account for resources

2016-07-18 14:52:13 +00:00

expand-condsets-basic.ll

…

expand-condsets-pred-undef.ll

[Hexagon] Teach mux expansion how to deal with undef predicates

2016-04-22 16:47:01 +00:00

expand-condsets-rm-segment.ll

…

expand-condsets-undef.ll

…

extload-combine.ll

[Hexagon] Expand handling of the small-data/bss section

2016-04-21 18:56:45 +00:00

extract-basic.ll

[Hexagon] Generate "extract" instructions more aggressively

2015-07-14 17:07:24 +00:00

fadd.ll

…

fcmp.ll

…

float.ll

…

floatconvert-ieee-rnd-near.ll

…

fmul.ll

…

frame.ll

…

fsub.ll

…

fusedandshift.ll

[Hexagon] Generate "extract" instructions more aggressively

2015-07-14 17:07:24 +00:00

gp-plus-offset-load.ll

[Hexagon] Missed testcase update in r260895

2016-02-15 16:15:02 +00:00

gp-plus-offset-store.ll

…

gp-rel.ll

…

hwloop1.ll

…

hwloop2.ll

…

hwloop3.ll

…

hwloop4.ll

…

hwloop5.ll

[Hexagon] Generate hardware loop for a vectorized loop

2015-05-14 20:36:19 +00:00

hwloop-cleanup.ll

…

hwloop-const.ll

…

hwloop-crit-edge.ll

[Hexagon] Generate hardware loop when loop has a critical edge

2015-05-13 14:54:24 +00:00

hwloop-dbg.ll

[PR27284] Reverse the ownership between DICompileUnit and DISubprogram.

2016-04-15 15:57:41 +00:00

hwloop-le.ll

…

hwloop-loop1.ll

[Hexagon] Generate loop1 instruction for nested loops

2015-05-13 17:56:03 +00:00

hwloop-lt1.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

hwloop-lt.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

hwloop-missed.ll

…

hwloop-ne.ll

…

hwloop-ph-deadcode.ll

[Hexagon] Remove dead constant assignment in hardware loop pass

2015-05-14 17:31:40 +00:00

hwloop-pos-ivbump1.ll

[Hexagon] Check for underflow/wrap in hardware loop pass

2015-05-14 14:15:08 +00:00

hwloop-preheader.ll

…

hwloop-range.ll

…

hwloop-recursion.ll

[Hexagon] Check for underflow/wrap in hardware loop pass

2015-05-14 14:15:08 +00:00

hwloop-wrap2.ll

[Hexagon] Check for underflow/wrap in hardware loop pass

2015-05-14 14:15:08 +00:00

hwloop-wrap.ll

[Hexagon] Check for underflow/wrap in hardware loop pass

2015-05-14 14:15:08 +00:00

i1_VarArg.ll

Add hexagonv55 and hexagonv60 as recognized CPUs, make v60 the default

2015-11-25 20:30:59 +00:00

i8_VarArg.ll

Add hexagonv55 and hexagonv60 as recognized CPUs, make v60 the default

2015-11-25 20:30:59 +00:00

i16_VarArg.ll

Add hexagonv55 and hexagonv60 as recognized CPUs, make v60 the default

2015-11-25 20:30:59 +00:00

idxload-with-zero-offset.ll

…

ifcvt-diamond-bad.ll

Proper handling of diamond-like cases in if-conversion

2016-01-20 13:14:52 +00:00

ifcvt-edge-weight.ll

Replace all weight-based interfaces in MBB with probability-based interfaces, and update all uses of old interfaces.

2015-12-01 05:29:22 +00:00

indirect-br.ll

…

inline-asm-qv.ll

[Hexagon] Recognize "q" and "v" in inline-asm as register constraints

2016-05-18 14:34:51 +00:00

insert4.ll

[Hexagon] Expand pseudo instruction Insert4

2016-01-14 15:37:16 +00:00

insert-basic.ll

[Hexagon] Generate "insert" instructions more aggressively

2015-07-08 14:47:34 +00:00

lit.local.cfg

…

loadi1-G0.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

loadi1-v4-G0.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

loadi1-v4.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

loadi1.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

macint.ll

…

maxd.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

maxh.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

maxud.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

maxuw.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

maxw.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

mem-fi-add.ll

Revert "Change memcpy/memset/memmove to have dest and source alignments."

2015-11-19 05:56:52 +00:00

memcpy-likely-aligned.ll

[Hexagon] Make memcpy lowering thread-safe

2015-12-16 17:29:37 +00:00

memops1.ll

…

memops2.ll

…

memops3.ll

…

memops-stack.ll

[Hexagon] Improve patterns with stack-based addressing

2016-07-15 15:35:52 +00:00

memops.ll

[Hexagon] Improve patterns with stack-based addressing

2016-07-15 15:35:52 +00:00

mind.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

minu-zext-8.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

minu-zext-16.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

minud.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

minuw.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

minw.ll

[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.

2015-06-17 20:29:33 +00:00

misaligned-access.ll

…

misched-top-rptracker-sync.ll

Reset the TopRPTracker's position in ScheduleDAGMILive::initQueues

2016-04-28 19:17:44 +00:00

mpy.ll

…

mux-basic.ll

[Hexagon] Generate MUX from conditional transfers when dot-new not possible

2015-07-20 21:23:25 +00:00

newvaluejump2.ll

…

newvaluejump.ll

…

newvaluestore.ll

[Hexagon] Enable the post-RA scheduler

2016-05-26 19:44:28 +00:00

NVJumpCmp.ll

[Hexagon] Add NewValueJump support for C4_cmpneq, C4_cmplte, C4_cmplteu

2015-12-08 16:28:32 +00:00

opt-addr-mode.ll

[Hexagon] Optimize addressing modes for load/store

2016-04-29 15:49:13 +00:00

opt-fabs.ll

[Hexagon] Bit-based instruction simplification

2015-10-20 22:57:13 +00:00

opt-fneg.ll

…

packetize_cond_inst.ll

…

packetize-tailcall-arg.ll

[Hexagon] Packetize function call arguments with tail call instructions

2016-07-14 19:30:55 +00:00

peephole-op-swap.ll

[Hexagon] Fix operand swapping in HexagonPeephole

2016-04-19 21:36:24 +00:00

pic-jumptables.ll

[Hexagon] Add PIC support

2015-12-18 20:19:30 +00:00

pic-local.ll

Start using shouldAssumeDSOLocal on Hexagon.

2016-06-22 19:09:14 +00:00

pic-regusage.ll

[Hexagon] Generate PIC-specific versions of save/restore routines

2016-03-24 19:18:48 +00:00

pic-simple.ll

[Hexagon] Add PIC support

2015-12-18 20:19:30 +00:00

pic-static.ll

[Hexagon] Add PIC support

2015-12-18 20:19:30 +00:00

postinc-load.ll

…

postinc-offset.ll

[Hexagon] Implement RDF-based post-RA optimizations

2016-01-12 19:09:01 +00:00

postinc-store.ll

…

pred-absolute-store.ll

…

pred-gp.ll

…

pred-instrs.ll

…

predicate-copy.ll

…

predicate-logical.ll

[Hexagon] Generate instructions for operations on predicate registers

2015-07-14 19:30:21 +00:00

predicate-rcmp.ll

[Hexagon] Generate instructions for operations on predicate registers

2015-07-14 19:30:21 +00:00

rdf-copy-undef2.ll

[RDF] Handle undefined registers in RDF copy propagation

2016-04-28 15:09:19 +00:00

rdf-copy.ll

Fix tests that used CHECK-NEXT-NOT and CHECK-DAG-NOT.

2016-02-26 19:40:34 +00:00

rdf-dead-loop.ll

[Hexagon] Implement RDF-based post-RA optimizations

2016-01-12 19:09:01 +00:00

rdf-inline-asm-fixed.ll

[RDF] Improve handling of inline-asm

2016-04-28 20:33:33 +00:00

rdf-inline-asm.ll

[RDF] Improve handling of inline-asm

2016-04-28 20:33:33 +00:00

rdf-reset-kills.ll

[RDF] Consider register as live if any alias is live

2016-04-20 14:33:23 +00:00

reg-scavengebug-3.ll

[Hexagon] Optimize stack slot spills

2016-02-12 22:53:35 +00:00

reg-scavenger-valid-slot.ll

When looking for a spill slot in reg scavenger, find one that matches RC

2016-05-18 18:16:00 +00:00

relax.ll

Revert r265817

2016-04-08 18:15:37 +00:00

remove_lsr.ll

…

remove-endloop.ll

…

restore-single-reg.ll

[Hexagon] Only use restore functions for single register at -Oz

2016-03-28 14:52:21 +00:00

ret-struct-by-val.ll

[Hexagon] Handle returning small structures by value

2016-07-18 17:30:41 +00:00

runtime-stkchk.ll

[Hexagon] Add support for run-time stack overflow checking

2016-03-24 20:20:07 +00:00

sdata-array.ll

[Hexagon] Expand handling of the small-data/bss section

2016-04-21 18:56:45 +00:00

sdata-basic.ll

[Hexagon] Expand handling of the small-data/bss section

2016-04-21 18:56:45 +00:00

sdr-basic.ll

[Hexagon] Split double registers

2015-10-16 20:38:54 +00:00

sdr-shr32.ll

[Hexagon] Split double registers

2015-10-16 20:38:54 +00:00

section_7275.ll

[Hexagon] Expand handling of the small-data/bss section

2016-04-21 18:56:45 +00:00

select-instr-align.ll

[Hexagon] Improve handling of unaligned vector loads and stores

2016-03-28 15:43:03 +00:00

shrink-frame-basic.ll

…

signed_immediates.ll

[Hexagon] Adding decoders for signed operands and ensuring all signed operand types disassemble correctly.

2015-06-10 16:52:32 +00:00

simple_addend.ll

[Hexagon] Delay emission of CFI instructions

2015-10-19 17:46:01 +00:00

simpletailcall.ll

…

split-const32-const64.ll

…

stack-align1.ll

…

stack-align2.ll

…

stack-alloca1.ll

…

stack-alloca2.ll

…

static.ll

[Hexagon] Expand handling of the small-data/bss section

2016-04-21 18:56:45 +00:00

store-shift.ll

[Hexagon] Add SDAG preprocessing step to expose shifted addressing modes

2016-06-22 20:08:27 +00:00

store-widen-aliased-load.ll

[Hexagon] Merge adjacent stores

2015-10-16 19:43:56 +00:00

store-widen-negv2.ll

[Hexagon] Merge adjacent stores

2015-10-16 19:43:56 +00:00

store-widen-negv.ll

[Hexagon] Merge adjacent stores

2015-10-16 19:43:56 +00:00

store-widen.ll

[Hexagon] Merge adjacent stores

2015-10-16 19:43:56 +00:00

storerinewabs.ll

[Hexagon] Fix printing the address operand of S2_storerinewabs

2016-04-19 20:20:33 +00:00

struct_args_large.ll

The canonical way to XFAIL a test for all targets is XFAIL: *, not XFAIL:

2016-02-04 16:21:38 +00:00

struct_args.ll

[Hexagon] Split double registers

2015-10-16 20:38:54 +00:00

sube.ll

[Hexagon] Use timing class info as tie-breaker in machine scheduler

2016-07-18 15:17:10 +00:00

tail-call-mem-intrinsics.ll

Revert "Change memcpy/memset/memmove to have dest and source alignments."

2015-11-19 05:56:52 +00:00

tail-call-trunc.ll

…

tail-dup-subreg-abort.ll

Tail duplication can mix incompatible registers in phi nodes

2015-10-21 02:40:06 +00:00

tail-dup-subreg-map.ll

[Tail duplication] Handle source registers with subregisters

2016-04-26 18:36:34 +00:00

tfr-to-combine.ll

[Hexagon] Split double registers

2015-10-16 20:38:54 +00:00

tls_pic.ll

[Hexagon] Optimize addressing modes for load/store

2016-04-29 15:49:13 +00:00

tls_static.ll

[Hexagon] Optimize addressing modes for load/store

2016-04-29 15:49:13 +00:00

union-1.ll

[Hexagon] Split double registers

2015-10-16 20:38:54 +00:00

usr-ovf-dep.ll

[Hexagon] Printing packet brackets when asm printing and adding a number of tests that test packet brackets.

2015-06-18 20:43:50 +00:00

v60-cur.ll

[Hexagon] Enable .cur formation in MISched for Hexagon V60

2016-07-18 16:05:27 +00:00

v60Intrins.ll

[Hexagon] Enable the post-RA scheduler

2016-05-26 19:44:28 +00:00

v60small.ll

[Hexagon] Hexagon V60 HVX intrinsic defintions

2015-11-26 16:54:33 +00:00

v60Vasr.ll

[Hexagon] Adding v60 test, vasr in particular.

2015-12-07 18:52:39 +00:00

vaddh.ll

…

validate-offset.ll

…

vec-pred-spill1.ll

[Hexagon] Optimize stack slot spills

2016-02-12 22:53:35 +00:00

vector-align.ll

[Hexagon] Specify vector alignment in DataLayout string

2016-02-12 14:47:38 +00:00

vload-postinc-sel.ll

[Hexagon] Simplify (+fix) instruction selection for indexed loads/stores

2016-06-24 21:27:17 +00:00

vselect-pseudo.ll

[Hexagon] Expand VSelect pseudo instructions

2016-05-12 19:16:02 +00:00

vsplat-isel.ll

[Hexagon] Properly handle instruction selection of vsplat intrinsics

2016-05-12 17:21:40 +00:00

zextloadi1.ll

[Hexagon] Optimize addressing modes for load/store

2016-04-29 15:49:13 +00:00