caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
61cab352e377d5a37d47555bc56e11f052d7eb8b
clang-p2996/llvm/lib/Target/AMDGPU
History
Matt Arsenault e56e9022bc AMDGPU: Fix liveness errors when copying AGPR tuples 
Avoid recursively calling copyPhysReg for AGPR handling. This was
dropping the necessary super register implicit defs to avoid liveness
verifier errors.
2020-07-30 18:13:04 -04:00
..
AsmParser
[AMDGPU][MC] Added support of SP3 syntax for MTBUF format modifier
2020-07-24 16:41:03 +03:00
Disassembler
[AMDGPU] Add gfx1030 target
2020-06-15 16:18:05 -07:00
MCTargetDesc
[AMDGPU][MC] Added support of SP3 syntax for MTBUF format modifier
2020-07-24 16:41:03 +03:00
TargetInfo
…
Utils
[AMDGPU][MC] Added support of SP3 syntax for MTBUF format modifier
2020-07-24 16:41:03 +03:00
AMDGPU.h
AMDGPU/GlobalISel: Add stub reg-bank aware combiner pass
2020-05-31 20:40:14 -04:00
AMDGPU.td
[AMDGPU] Add gfx1030 target
2020-06-15 16:18:05 -07:00
AMDGPUAliasAnalysis.cpp
AMDGPU: Skip GetUnderlyingObject check in pointsToConstantMemory
2020-05-09 16:00:08 -04:00
AMDGPUAliasAnalysis.h
Remove orphan AMDGPUAAResult::Aliases and AMDGPUAAResult::PathAliases declarations. NFC.
2020-06-25 16:00:44 +01:00
AMDGPUAlwaysInlinePass.cpp
AMDGPU: Hack out noinline on functions using LDS globals
2020-04-02 14:12:07 -04:00
AMDGPUAnnotateKernelFeatures.cpp
AMDGPU: Annotate functions that have stack objects
2020-05-19 18:51:00 -04:00
AMDGPUAnnotateUniformValues.cpp
AMDGPU: Put inexpensive ops first in AMDGPUAnnotateUniformValues::visitLoadInst
2020-07-30 14:37:06 -07:00
AMDGPUArgumentUsageInfo.cpp
AMDGPU/GlobalISel: Add types to special inputs
2020-07-06 17:00:55 -04:00
AMDGPUArgumentUsageInfo.h
AMDGPU: Use MCRegister for preloaded arguments
2020-07-20 13:34:28 -04:00
AMDGPUAsmPrinter.cpp
[AMDGPU][CODEGEN] Added support of new inline assembler constraints
2020-07-02 17:20:15 +03:00
AMDGPUAsmPrinter.h
…
AMDGPUAtomicOptimizer.cpp
[SVE] Eliminate calls to default-false VectorType::get() from AMDGPU
2020-05-29 17:54:17 -07:00
AMDGPUCallingConv.td
[AMDGPU] Introduce more scratch registers in the ABI.
2020-05-05 23:02:58 +05:30
AMDGPUCallLowering.cpp
AMDGPU/GlobalISel: Refactor special argument management
2020-07-29 08:27:31 -04:00
AMDGPUCallLowering.h
AMDGPU/GlobalISel: Mark GlobalISel classes as final
2020-07-28 11:42:17 -04:00
AMDGPUCodeGenPrepare.cpp
[AMDGPU] Fix and simplify AMDGPUCodeGenPrepare::expandDivRem32
2020-07-08 19:14:48 +01:00
AMDGPUCombine.td
AMDGPU/GlobalISel: Add stub reg-bank aware combiner pass
2020-05-31 20:40:14 -04:00
AMDGPUExportClustering.cpp
[AMDGPU] Strengthen export cluster ordering
2020-05-13 23:07:37 +09:00
AMDGPUExportClustering.h
[AMDGPU] Cluster shader exports
2020-05-07 19:05:38 +09:00
AMDGPUFeatures.td
AMDGPU: Change internal tracking of wave size
2020-06-01 17:55:08 -04:00
AMDGPUFixFunctionBitcasts.cpp
AMDGPU.h - reduce TargetMachine.h include. NFC.
2020-05-24 15:27:41 +01:00
AMDGPUFrameLowering.cpp
…
AMDGPUFrameLowering.h
…
AMDGPUGenRegisterBankInfo.def
[AMDGPU][GlobalISel] Revise handling of wide loads in RegBankSelect
2020-05-11 18:10:16 -07:00
AMDGPUGISel.td
AMDGPU/GlobalISel: Use clamp modifier for [us]addsat/[us]subsat
2020-07-28 11:18:05 -04:00
AMDGPUGlobalISelUtils.cpp
…
AMDGPUGlobalISelUtils.h
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
AMDGPUHSAMetadataStreamer.cpp
AMDGPU: Start interpreting byref on kernel arguments
2020-07-21 18:11:22 -04:00
AMDGPUHSAMetadataStreamer.h
AMDGPU: Start interpreting byref on kernel arguments
2020-07-21 18:11:22 -04:00
AMDGPUInline.cpp
Revert "Revert "[llvm][NFC] Cleanup uses of std::function in Inlining-related APIs""
2020-05-15 12:29:16 -07:00
AMDGPUInstCombineIntrinsic.cpp
[InstCombine] Move target-specific inst combining
2020-07-22 15:59:49 +02:00
AMDGPUInstrInfo.cpp
…
AMDGPUInstrInfo.h
AMDGPU/GlobalISel: Change intrinsic ID for _L to _LZ opt
2020-04-01 13:03:02 -04:00
AMDGPUInstrInfo.td
AMDGPU: Remove intermediate DAG node for trig_preop intrinsic
2020-06-16 21:06:25 -04:00
AMDGPUInstructions.td
[AMDGPU] Fix and simplify AMDGPUTargetLowering::LowerUDIVREM
2020-07-08 19:14:49 +01:00
AMDGPUInstructionSelector.cpp
[AMDGPU] Do not use undef on indirect source
2020-07-30 10:41:59 -07:00
AMDGPUInstructionSelector.h
AMDGPU/GlobalISel: Handle llvm.amdgcn.reloc.constant
2020-07-29 14:24:21 -04:00
AMDGPUISelDAGToDAG.cpp
AMDGPU/GlobalISel: Select llvm.amdgcn.global.atomic.csub
2020-07-29 08:27:31 -04:00
AMDGPUISelLowering.cpp
AMDGPU/GlobalISel: Select llvm.amdgcn.global.atomic.csub
2020-07-29 08:27:31 -04:00
AMDGPUISelLowering.h
AMDGPU/GlobalISel: Select llvm.amdgcn.global.atomic.csub
2020-07-29 08:27:31 -04:00
AMDGPULegalizerInfo.cpp
GlobalISel: Handle llvm.roundeven
2020-07-29 20:01:12 -04:00
AMDGPULegalizerInfo.h
AMDGPU/GlobalISel: Refactor special argument management
2020-07-29 08:27:31 -04:00
AMDGPULibCalls.cpp
Use llvm::is_contained where appropriate (NFC)
2020-07-27 10:20:44 -07:00
AMDGPULibFunc.cpp
[SVE] Eliminate calls to default-false VectorType::get() from AMDGPU
2020-05-29 17:54:17 -07:00
AMDGPULibFunc.h
AMDGPULibFunc - fix include order. NFC.
2020-05-24 13:25:59 +01:00
AMDGPULowerIntrinsics.cpp
…
AMDGPULowerKernelArguments.cpp
AMDGPU: Start interpreting byref on kernel arguments
2020-07-21 18:11:22 -04:00
AMDGPULowerKernelAttributes.cpp
…
AMDGPUMachineCFGStructurizer.cpp
…
AMDGPUMachineFunction.cpp
[Alignment][NFC] Migrate AMDGPU backend to Align
2020-06-29 11:56:06 +00:00
AMDGPUMachineFunction.h
Remove GlobalValue::getAlignment().
2020-06-23 19:13:42 -07:00
AMDGPUMachineModuleInfo.cpp
…
AMDGPUMachineModuleInfo.h
…
AMDGPUMacroFusion.cpp
[AMDGPU] Extend macro fusion for ADDC and SUBB to SUBBREV
2020-03-11 17:59:21 +00:00
AMDGPUMacroFusion.h
…
AMDGPUMCInstLower.cpp
…
AMDGPUOpenCLEnqueuedBlockLowering.cpp
Avoid SmallString.h include in MD5.h, NFC
2020-02-26 09:10:24 -08:00
AMDGPUPerfHintAnalysis.cpp
AMDGPU.h - reduce TargetMachine.h include. NFC.
2020-05-24 15:27:41 +01:00
AMDGPUPerfHintAnalysis.h
…
AMDGPUPostLegalizerCombiner.cpp
AMDGPU/GlobalISel: Mark GlobalISel classes as final
2020-07-28 11:42:17 -04:00
AMDGPUPreLegalizerCombiner.cpp
AMDGPU/GlobalISel: Mark GlobalISel classes as final
2020-07-28 11:42:17 -04:00
AMDGPUPrintfRuntimeBinding.cpp
[SVE] Eliminate calls to default-false VectorType::get() from AMDGPU
2020-05-29 17:54:17 -07:00
AMDGPUPromoteAlloca.cpp
AMDGPU: Account for the size of LDS globals used through constant
2020-07-29 11:40:42 -04:00
AMDGPUPropagateAttributes.cpp
[AMDGPU] Propagate amdgpu-waves-per-eu to callees
2020-03-26 14:43:44 -07:00
AMDGPUPTNote.h
…
AMDGPURegBankCombiner.cpp
AMDGPU/GlobalISel: Mark GlobalISel classes as final
2020-07-28 11:42:17 -04:00
AMDGPURegisterBankInfo.cpp
AMDGPU/GlobalISel: Handle llvm.amdgcn.reloc.constant
2020-07-29 14:24:21 -04:00
AMDGPURegisterBankInfo.h
AMDGPU/GlobalISel: Mark GlobalISel classes as final
2020-07-28 11:42:17 -04:00
AMDGPURegisterBanks.td
AMDGPU/GlobalISel: Add SReg_96 to SGPRRegBank
2020-07-28 16:49:55 -04:00
AMDGPURewriteOutArguments.cpp
[SVE] Remove usages of VectorType::getNumElements() from AMDGPU
2020-05-13 15:57:55 -07:00
AMDGPUSearchableTables.td
[AMDGPU] Add gfx1030 target
2020-06-15 16:18:05 -07:00
AMDGPUSubtarget.cpp
AMDGPU: Start interpreting byref on kernel arguments
2020-07-21 18:11:22 -04:00
AMDGPUSubtarget.h
AMDGPU/GlobalISel: Use clamp modifier for [us]addsat/[us]subsat
2020-07-28 11:18:05 -04:00
AMDGPUTargetMachine.cpp
[AMDGPU] Move LowerSwitch pass to CodeGenPrepare.
2020-07-11 16:33:38 +05:30
AMDGPUTargetMachine.h
AMDGPU: Fix wrong null value for private address space
2020-05-26 16:35:13 -04:00
AMDGPUTargetObjectFile.cpp
…
AMDGPUTargetObjectFile.h
AMDGPUTargetObjectFile.h - remove unnecessary includes. NFC.
2020-05-24 13:57:02 +01:00
AMDGPUTargetTransformInfo.cpp
AMDGPU: Make saturating add/sub legal for DAG path
2020-07-29 08:27:31 -04:00
AMDGPUTargetTransformInfo.h
[InstCombine] Move target-specific inst combining
2020-07-22 15:59:49 +02:00
AMDGPUUnifyDivergentExitNodes.cpp
Reland "[NFC] SimplifyCFGOptions: drop multi-parameter ctor, use default member-init"
2020-07-16 13:40:01 +03:00
AMDGPUUnifyMetadata.cpp
Use llvm::is_contained where appropriate (NFC)
2020-07-27 10:20:44 -07:00
AMDILCFGStructurizer.cpp
…
AMDKernelCodeT.h
…
BUFInstructions.td
AMDGPU/GlobalISel: Select llvm.amdgcn.global.atomic.csub
2020-07-29 08:27:31 -04:00
CaymanInstructions.td
[AMDGPU] Fix and simplify AMDGPUTargetLowering::LowerUDIVREM
2020-07-08 19:14:49 +01:00
CMakeLists.txt
[InstCombine] Move target-specific inst combining
2020-07-22 15:59:49 +02:00
DSInstructions.td
[AMDGPU] Add gfx1030 target
2020-06-15 16:18:05 -07:00
EvergreenInstructions.td
[TableGen] Drop deprecated leading # operation (NOP) and replace ## with #
2020-04-25 16:26:45 -07:00
FLATInstructions.td
AMDGPU/GlobalISel: Select llvm.amdgcn.global.atomic.csub
2020-07-29 08:27:31 -04:00
GCNDPPCombine.cpp
AMDGPU: Rename add/sub with carry out instructions
2020-07-16 13:16:30 -04:00
GCNHazardRecognizer.cpp
[AMDGPU] Fixed formatting in GCNHazardRecognizer.cpp. NFC.
2020-07-29 12:21:28 -07:00
GCNHazardRecognizer.h
[AMDGPU] prefer non-mfma in post-RA schedule
2020-07-29 12:17:50 -07:00
GCNILPSched.cpp
…
GCNIterativeScheduler.cpp
…
GCNIterativeScheduler.h
…
GCNMinRegStrategy.cpp
SmallPtrSet::find -> SmallPtrSet::count
2020-06-07 22:38:08 +02:00
GCNNSAReassign.cpp
…
GCNProcessors.td
[AMDGPU] Add gfx1030 target
2020-06-15 16:18:05 -07:00
GCNRegBankReassign.cpp
[AMDGPU] Use std::pair to return two values. NFC.
2020-06-26 11:47:12 +01:00
GCNRegPressure.cpp
…
GCNRegPressure.h
Upgrade some instances of std::sort to llvm::sort. NFC.
2020-03-28 19:23:29 +01:00
GCNSchedStrategy.cpp
[AMDGPU] Remove dubious logic in bidirectional list scheduler
2020-02-28 21:35:34 +00:00
GCNSchedStrategy.h
…
InstCombineTables.td
[InstCombine] Move target-specific inst combining
2020-07-22 15:59:49 +02:00
LLVMBuild.txt
…
MIMGInstructions.td
[AMDGPU] Add gfx1030 target
2020-06-15 16:18:05 -07:00
R600.td
…
R600AsmPrinter.cpp
[MC] Add MCStreamer::emitInt{8,16,32,64}
2020-02-29 09:40:21 -08:00
R600AsmPrinter.h
…
R600ClauseMergePass.cpp
…
R600ControlFlowFinalizer.cpp
[AMDGPU] Make use of divideCeil. NFC.
2020-03-26 16:11:35 +00:00
R600Defines.h
…
R600EmitClauseMarkers.cpp
…
R600ExpandSpecialInstrs.cpp
…
R600FrameLowering.cpp
CodeGen: Use Register in TargetFrameLowering
2020-04-07 17:07:44 -04:00
R600FrameLowering.h
CodeGen: Use Register in TargetFrameLowering
2020-04-07 17:07:44 -04:00
R600InstrFormats.td
…
R600InstrInfo.cpp
CodeGen: Use Register in TargetFrameLowering
2020-04-07 17:07:44 -04:00
R600InstrInfo.h
…
R600Instructions.td
AMDGPU: Remove denormal subtarget features
2020-04-02 17:17:12 -04:00
R600ISelLowering.cpp
[Alignment][NFC] Migrate AMDGPU backend to Align
2020-06-29 11:56:06 +00:00
R600ISelLowering.h
…
R600MachineFunctionInfo.cpp
…
R600MachineFunctionInfo.h
…
R600MachineScheduler.cpp
…
R600MachineScheduler.h
…
R600OpenCLImageTypeLoweringPass.cpp
…
R600OptimizeVectorRegisters.cpp
AMDGPU: Use Register
2020-06-30 12:13:08 -04:00
R600Packetizer.cpp
…
R600Processors.td
…
R600RegisterInfo.cpp
…
R600RegisterInfo.h
…
R600RegisterInfo.td
…
R600Schedule.td
…
R700Instructions.td
…
SIAddIMGInit.cpp
…
SIAnnotateControlFlow.cpp
…
SIDefines.h
[AMDGPU][MC] Added support of SP3 syntax for MTBUF format modifier
2020-07-24 16:41:03 +03:00
SIFixSGPRCopies.cpp
[AMDGPU] Reject moving PHI to VALU if the only VGPR input originated from move immediate
2020-05-28 19:25:51 +03:00
SIFixupVectorISel.cpp
AMDGPU: Rename add/sub with carry out instructions
2020-07-16 13:16:30 -04:00
SIFixVGPRCopies.cpp
…
SIFoldOperands.cpp
[AMDGPU] Do not use undef on indirect source
2020-07-30 10:41:59 -07:00
SIFormMemoryClauses.cpp
…
SIFrameLowering.cpp
[AMDGPU] Fix incorrect arch assert while setting up FlatScratchInit
2020-07-24 18:19:04 +00:00
SIFrameLowering.h
For PAL, make sure Scratch Buffer Descriptor do not clobber GIT pointer
2020-05-06 10:31:15 -04:00
SIInsertHardClauses.cpp
[AMDGPU/MemOpsCluster] Let mem ops clustering logic also consider number of clustered bytes
2020-06-01 22:52:34 +05:30
SIInsertSkips.cpp
[AMDGPU] Insert PS early exit at end of control flow
2020-07-03 14:04:34 +09:00
SIInsertWaitcnts.cpp
AMDGPU: Don't assume call targets are registers
2020-07-28 20:46:06 -04:00
SIInstrFormats.td
AMDGPU: Start adding MODE register uses to instructions
2020-05-27 14:47:00 -04:00
SIInstrInfo.cpp
AMDGPU: Fix liveness errors when copying AGPR tuples
2020-07-30 18:13:04 -04:00
SIInstrInfo.h
[AMDGPU] Select s_cselect
2020-06-25 10:38:23 +02:00
SIInstrInfo.td
AMDGPU/GlobalISel: Select llvm.amdgcn.global.atomic.csub
2020-07-29 08:27:31 -04:00
SIInstructions.td
AMDGPU: Rename add/sub with carry out instructions
2020-07-16 13:16:30 -04:00
SIISelLowering.cpp
[AMDGPU] Do not use undef on indirect source
2020-07-30 10:41:59 -07:00
SIISelLowering.h
[AMDGPU] Tweak getTypeLegalizationCost()
2020-07-06 14:07:48 -07:00
SILoadStoreOptimizer.cpp
AMDGPU: Rename add/sub with carry out instructions
2020-07-16 13:16:30 -04:00
SILowerControlFlow.cpp
AMDGPU: Skip other terminators before inserting s_cbranch_exec[n]z
2020-07-24 16:51:59 -04:00
SILowerI1Copies.cpp
…
SILowerSGPRSpills.cpp
[AMDGPU] Spill CSR VGPR which is reserved for SGPR spills
2020-07-28 11:53:02 -07:00
SIMachineFunctionInfo.cpp
AMDGPU: Serialize MFI spill fields
2020-07-28 20:01:57 -04:00
SIMachineFunctionInfo.h
AMDGPU: Serialize MFI spill fields
2020-07-28 20:01:57 -04:00
SIMachineScheduler.cpp
…
SIMachineScheduler.h
…
SIMemoryLegalizer.cpp
[AMDGPU] Make generating cache invalidating instructions optional
2020-07-27 09:24:11 +02:00
SIModeRegister.cpp
[AMDGPU] Avoid redundant mode register writes
2020-06-24 14:11:29 +01:00
SIOptimizeExecMasking.cpp
AMDGPU: Optimize copies to exec with other insts after exec def
2020-07-28 21:34:50 -04:00
SIOptimizeExecMaskingPreRA.cpp
AMDGPU: Check for other defs when folding conditions into s_andn2_b64
2020-07-28 16:36:23 -04:00
SIPeepholeSDWA.cpp
AMDGPU: Rename add/sub with carry out instructions
2020-07-16 13:16:30 -04:00
SIPostRABundler.cpp
AMDGPU: Do not bundle inline asm
2020-06-14 13:24:50 -04:00
SIPreAllocateWWMRegs.cpp
…
SIPreEmitPeephole.cpp
[AMDGPU] Translate s_and/s_andn2 to s_mov in vcc optimisation
2020-07-17 11:48:57 +09:00
SIProgramInfo.h
…
SIRegisterInfo.cpp
AMDGPU: Fix verifier error on spilling partially defined SGPRs
2020-07-28 20:01:57 -04:00
SIRegisterInfo.h
[NFC] Move getAll{S,V}GPR{32,128} methods to SIFrameLowering
2020-06-17 12:08:09 -04:00
SIRegisterInfo.td
AMDGPU: Define mode register
2020-05-23 13:24:42 -04:00
SIRemoveShortExecBranches.cpp
…
SISchedule.td
[AMDGPU] More accurate gfx10 latencies
2020-06-04 10:29:32 +01:00
SIShrinkInstructions.cpp
[AMDGPU] Avoid using s_cmpk when src0 is not register
2020-07-14 09:05:53 +01:00
SIWholeQuadMode.cpp
[AMDGPU] Update more live intervals in SIWholeQuadMode
2020-06-22 13:50:15 +01:00
SMInstructions.td
AMDGPU: Remove mayLoad/mayStore from some side effecting intrinsics
2020-06-18 14:12:19 -04:00
SOPInstructions.td
AMDGPU/GlobalISel: Fix selecting llvm.amdgcn.s.getreg
2020-07-28 21:34:50 -04:00
VIInstrFormats.td
…
VOP1Instructions.td
[AMDGPU] Removed s_mov_regrd and mov_fed opcodes
2020-07-17 19:52:54 +03:00
VOP2Instructions.td
AMDGPU/GlobalISel: Use clamp modifier for [us]addsat/[us]subsat
2020-07-28 11:18:05 -04:00
VOP3Instructions.td
AMDGPU/GlobalISel: Use clamp modifier for [us]addsat/[us]subsat
2020-07-28 11:18:05 -04:00
VOP3PInstructions.td
AMDGPU/GlobalISel: Use clamp modifier for [us]addsat/[us]subsat
2020-07-28 11:18:05 -04:00
VOPCInstructions.td
AMDGPU: Start adding MODE register uses to instructions
2020-05-27 14:47:00 -04:00
VOPInstructions.td
AMDGPU/GlobalISel: Use clamp modifier for [us]addsat/[us]subsat
2020-07-28 11:18:05 -04:00