Darren Wihandi c9c60172a1 [mlir][spirv] Implement lowering gpu.subgroup_reduce with cluster size for SPIRV (#141402) ...

Implement lowering of `gpu.subgroup_reduce` with a cluster size
attribute to SPIRV by using the `ClusteredReduce` group operation.

2025-06-06 12:50:18 -04:00

..

AffineToStandard

[mlir][Affine] Add nsw to lowering of AffineMulExpr. (#121535)

2025-01-06 14:57:24 -08:00

AMDGPUToROCDL

[mlir][ROCDL] Add fp4 and fp6 conversion intrinsics, fix fp8 immargs (#140801)

2025-05-21 13:50:02 -07:00

ArithToAMDGPU

[AMD][ROCDL] Add packed conversions fp8/bf8->bf16 and fp8/bf8->fp32 in ROCDL dialect (#131850)

2025-03-21 14:49:50 +00:00

ArithToArmSME

…

ArithToEmitC

[mlir][EmitC] Add pass that combines all available emitc conversions (#117549)

2025-05-01 07:24:01 -07:00

ArithToLLVM

[mlir] [arith] Fix ceildivsi lowering in arith-expand (#133774)

2025-04-02 17:26:58 +01:00

ArithToSPIRV

…

ArmSMEToLLVM

…

ArmSMEToSCF

…

AsyncToLLVM

…

BufferizationToMemRef

…

ComplexToLibm

…

ComplexToLLVM

[mlir][complex] Add complex-range option and select complex division … (#127010)

2025-02-13 13:06:04 +01:00

ComplexToSPIRV

…

ComplexToStandard

[mlir][complex] Add complex-range option and select complex division … (#127010)

2025-02-13 13:06:04 +01:00

ControlFlowToLLVM

…

ControlFlowToSCF

…

ControlFlowToSPIRV

…

ConvertToEmitC

[mlir][EmitC] Add pass that combines all available emitc conversions (#117549)

2025-05-01 07:24:01 -07:00

ConvertToSPIRV

[mlir][Vector] Generate poison vectors in vector.shape_cast lowering (#125613)

2025-02-07 10:42:55 -08:00

FuncToEmitC

[mlir][EmitC] Add pass that combines all available emitc conversions (#117549)

2025-05-01 07:24:01 -07:00

FuncToLLVM

Emit inbounds and nuw attributes in memref. (#138984)

2025-05-20 14:16:22 -07:00

FuncToSPIRV

[MLIR][Affine] Fix affine memory op verifiers to check valid dim/symbols properly (#127375)

2025-02-22 11:43:14 +05:30

GPUCommon

[mlir][Vector] Move vector.mask canonicalization to folder (#140324)

2025-05-21 17:25:01 -07:00

GPUToLLVMSPV

[mlir][LLVM] Switch undef for poison for uninitialized values (#125629)

2025-02-06 12:49:30 -06:00

GPUToNVVM

[mlir][gpu] Fix bug with gpu.printf global location (#142872)

2025-06-05 00:21:44 -06:00

GPUToROCDL

[mlir] Check for int limits when converting gpu dims (#140747)

2025-05-20 16:08:50 -07:00

GPUToSPIRV

[mlir][spirv] Implement lowering gpu.subgroup_reduce with cluster size for SPIRV (#141402)

2025-06-06 12:50:18 -04:00

IndexToLLVM

…

IndexToSPIRV

…

LLVMCommon

…

MathToEmitC

[mlir][EmitC] Add MathToEmitC pass for math function lowering to EmitC (#113799)

2025-01-20 09:26:41 +01:00

MathToFuncs

…

MathToLibm

…

MathToLLVM

[mlir][math] Fix intrinsic conversions to LLVM for 0D-vector types (#141020)

2025-06-02 12:27:44 +01:00

MathToROCDL

[MLIR][ROCDL] Add conversion of math.erfc to AMD GPU library calls (#128899)

2025-02-27 14:32:25 -05:00

MathToSPIRV

…

MathToVCIX

[mlir] Use dyn_cast instead of cast in MathToVCIX conversion (#134047)

2025-04-02 18:30:42 +08:00

MemRefToEmitC

[mlir][EmitC] Add pass that combines all available emitc conversions (#117549)

2025-05-01 07:24:01 -07:00

MemRefToLLVM

Reapply "Reland "[mlir][Affine] Handle null parent op in getAffineParallelInductionVarOwner" (#142785)"

2025-06-04 09:05:15 -07:00

MemRefToSPIRV

[mlir][memref][spirv] Add conversion for memref.extract_aligned_pointer_as_index to SPIR-V (#86750)

2025-06-03 09:39:14 -05:00

MeshToMPI

[mlir][bufferization][NFC] Rename to_memref to to_buffer (#137180)

2025-05-14 11:17:09 +02:00

MPIToLLVM

[mlir][mpi] fixing in-place and 0d mpi.all_reduce (#134225)

2025-04-03 15:53:40 +02:00

NVGPUToNVVM

[MLIR][NVGPU] Add tma.fence.descriptor OP (#133218)

2025-03-27 15:20:19 +01:00

NVVMToLLVM

[MLIR][NVVM] Add inline_ptx op (#139923)

2025-05-15 15:12:09 +02:00

OpenACCToSCF

[flang][acc] Update assembly formats to include asyncOnly, async, and wait (#140122)

2025-05-15 12:56:15 -07:00

OpenMPToLLVM

[MLIR][OpenMP] Add conversion support from FIR to LLVM Dialect for OMP DeclareMapper (#121005)

2025-02-18 17:47:32 +00:00

PDLToPDLInterp

…

ReconcileUnrealizedCasts

…

SCFToControlFlow

…

SCFToEmitC

[mlir][EmitC] Add pass that combines all available emitc conversions (#117549)

2025-05-01 07:24:01 -07:00

SCFToGPU

[SCFToGPU] Convert scf.parallel+scf.reduce to gpu.all_reduce (#122782)

2025-01-23 13:47:36 +01:00

SCFToOpenMP

…

SCFToSPIRV

…

ShapeToStandard

…

SPIRVToLLVM

[mlir][LLVM] Switch undef for poison for uninitialized values (#125629)

2025-02-06 12:49:30 -06:00

TensorToLinalg

[mlir][tensor] Fix createFillOrGenerateOp (#121205)

2025-04-15 09:29:44 +08:00

TensorToSPIRV

…

TosaToArith

[mlir][tosa] Add support for EXT-DOUBLEROUND and EXT-INEXACTROUND (#130337)

2025-03-10 19:32:30 +00:00

TosaToLinalg

[mlir][TOSA] restore unrealized casts when lowering rescale ops (#141096)

2025-05-26 12:52:19 +01:00

TosaToMLProgram

[tosa] Change VariableOp to align with spec (#142240)

2025-06-03 17:41:33 +01:00

TosaToSCF

[mlir][tosa] Update value to values for ConstOp and ConstShapeOp (#129943)

2025-03-06 14:55:50 -08:00

TosaToTensor

[mlir][tosa] Fix indexing in TosaToTensor (#140906)

2025-05-22 17:08:05 +03:00

UBToLLVM

…

UBToSPIRV

[mlir][spirv] Fix some issues related to converting ub.poison to SPIR-V (#125905)

2025-02-06 19:07:34 +01:00

VectorToArmSME

[mlir][vector] Tighten the semantics of vector.{load|store} (#135151)

2025-04-11 20:08:08 +01:00

VectorToGPU

…

VectorToLLVM

[mlir] Add use-vector-alignment flag to ConvertVectorToLLVMPass (#137389)

2025-05-02 12:54:26 -07:00

VectorToSCF

…

VectorToSPIRV

[mlir][vector][spirv] Handle 1-element vector.{load|store} lowering. (#126294)

2025-02-07 15:31:47 -06:00

VectorToXeGPU

[mlir][xegpu] Convert Vector contraction to XeGPU (#122115)

2025-03-13 19:41:53 +01:00