Files
clang-p2996/llvm/test/CodeGen/M68k/Encoding/Relocations/data-pc-rel.mir
Min-Yih Hsu c23a780c30 [M68k][test](6/8) Add all of the tests
And a small utilities -- extract-section.py -- that helps extracting
specific object file section and printing in textual format. This
utility is just a workaround for tests inside `Encoding`. Hopefully in
the future we can replace dependencies in those tests with existing tools
(e.g. llvm-readobj). Please refer to this bug for more context:
https://bugs.llvm.org/show_bug.cgi?id=49245

Note that since we don't have AsmParser for now, we are testing the MC
part using MIR as input and put those tests under the `Encoding` folder.
In the future when AsmParser (and disassembler) is finished, those tests
will be moved to `test/MC/M68k`.

Authors: myhsu, m4yers, glaubitz

Differential Revision: https://reviews.llvm.org/D88392
2021-03-08 12:30:57 -08:00

30 lines
988 B
YAML

# RUN: llc %s -mtriple=m68k -start-after=prologepilog -O0 -filetype=obj \
# RUN: -code-model=small -relocation-model=pic -o - \
# RUN: | llvm-readobj -relocations -elf-output-style=GNU - \
# RUN: | FileCheck %s
#------------------------------------------------------------------------------
# Tests PC-Relative data relocations
#------------------------------------------------------------------------------
--- |
@dst = external global i32
define void @DATA() { entry: ret void }
...
--- # DATA
# Offset Info Type Sym. Value Sym S Addend
# CHECK: 00000003 {{[0-9]+}} R_68K_PC8 {{[0-9]*}} dst + 1
# CHECK: 00000006 {{[0-9]+}} R_68K_PC16 {{[0-9]*}} dst + 0
# No need for relocation here
# CHECK-NOT: 0000000a {{[0-9]+}} R_68K_PC16 0
name: DATA
body: |
bb.0:
$a0 = MOV32rk @dst, $a0, implicit-def $ccr
$a0 = MOV32rq @dst, implicit-def $ccr
$a0 = MOV32rq 0, implicit-def $ccr
...