Logo
Explore Help
Register Sign In
caio/clang-p2996
1
0
Fork 0
You've already forked clang-p2996
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
7208fde09eafa165e1affcf8ebbd2cae2fcb2e8a
clang-p2996/llvm/test/Transforms/PhaseOrdering/AArch64
History
Zhongyunde cb353dc74e [LV] Add cost model for simd vector select instructions of type float
For simd vector selects, use cmeq + bsl for v2f32/v4f32/v2f64, so their cost are cheep.
Fix https://github.com/llvm/llvm-project/issues/63082

Reviewed By: dmgreen
Differential Revision: https://reviews.llvm.org/D152523
2023-06-20 13:12:19 +08:00
..
globals-aa-required-for-vectorization.ll
…
hoisting-sinking-required-for-vectorization.ll
[LV] Add cost model for simd vector select instructions of type float
2023-06-20 13:12:19 +08:00
lit.local.cfg
…
loopflatten.ll
…
matrix-extract-insert.ll
…
mul-ov.ll
…
peel-multiple-unreachable-exits-for-vectorization.ll
…
Powered by Gitea Version: 1.25.1 Page: 1028ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API