Files
clang-p2996/llvm/test/CodeGen/M68k/Encoding/Data/Classes/MxMove_RR.mir
Min-Yih Hsu c23a780c30 [M68k][test](6/8) Add all of the tests
And a small utilities -- extract-section.py -- that helps extracting
specific object file section and printing in textual format. This
utility is just a workaround for tests inside `Encoding`. Hopefully in
the future we can replace dependencies in those tests with existing tools
(e.g. llvm-readobj). Please refer to this bug for more context:
https://bugs.llvm.org/show_bug.cgi?id=49245

Note that since we don't have AsmParser for now, we are testing the MC
part using MIR as input and put those tests under the `Encoding` folder.
In the future when AsmParser (and disassembler) is finished, those tests
will be moved to `test/MC/M68k`.

Authors: myhsu, m4yers, glaubitz

Differential Revision: https://reviews.llvm.org/D88392
2021-03-08 12:30:57 -08:00

31 lines
1.6 KiB
YAML

# RUN: llc %s -mtriple=m68k -start-after=prologepilog -O0 -filetype=obj -o - \
# RUN: | extract-section .text \
# RUN: | FileCheck %s -check-prefixes=MOV8DD,MOV16RA,MOV32RR
#------------------------------------------------------------------------------
# MxMove_RR moves data from register to register
#------------------------------------------------------------------------------
# ---------------------------+-----------+-----------+-----------
# F E | D C | B A 9 | 8 7 6 | 5 4 3 | 2 1 0
# -------+-------+-----------+-----------+-----------+-----------
# | | DESTINATION | SOURCE
# 0 0 | SIZE | REG | MODE | MODE | REG
# -------+-------+-----------+-----------+-----------+-----------
# MOV8DD: 0 0 0 1 0 0 1 0 . 0 0 0 0 0 0 0 0
# MOV16RA-SAME: 0 0 1 1 0 1 1 0 . 0 0 0 0 1 0 1 0
# MOV16RA-SAME: 0 0 1 1 1 1 0 0 . 0 1 0 0 1 0 1 0
# MOV16RA-SAME: 0 0 1 1 0 0 1 0 . 0 0 0 0 1 0 1 0
# MOV32RR-SAME: 0 0 1 0 0 0 1 0 . 0 0 0 0 0 0 1 0
# MOV32RR-SAME: 0 0 1 0 0 0 1 0 . 0 1 0 0 1 0 1 0
name: MxMove_RR
body: |
bb.0:
$bd1 = MOV8dd $bd0, implicit-def $ccr
$wd3 = MOV16ra $wa2, implicit-def $ccr
$wa6 = MOV16ra $wa2, implicit-def $ccr
$wd1 = MOV16ra $wa2, implicit-def $ccr
$d1 = MOV32rr $d2, implicit-def $ccr
$a1 = MOV32rr $a2, implicit-def $ccr