a8c624a1c4
This patch implements global address lowering for 32/64 bit with small/large code models.
1.For 32bit large code model on AIX, there are newly added pseudo opcode LWZtocL & ADDIStocHA32, the support of which on MC layer will be
provided by future patches.
2.The default code model on AIX should be small code model.
3.Since AIX does not have medium code model, "report_fatal_error" when users specify it.
Differential Revision: https://reviews.llvm.org/D63547
llvm-svn: 368744
39 lines
1.7 KiB
LLVM
39 lines
1.7 KiB
LLVM
; RUN: llc -mtriple powerpc-ibm-aix-xcoff -code-model=small \
|
|
; RUN: -stop-after=machine-cp -print-before=simple-register-coalescing 2>&1 < \
|
|
; RUN: %s | FileCheck --check-prefix=SMALL %s
|
|
|
|
; RUN: not llc -mtriple powerpc-ibm-aix-xcoff -code-model=medium \
|
|
; RUN: -stop-after=machine-cp 2>&1 < %s | FileCheck --check-prefix=MEDIUM %s
|
|
|
|
; RUN: llc -mtriple powerpc-ibm-aix-xcoff -code-model=large \
|
|
; RUN: -stop-after=machine-cp -print-before=simple-register-coalescing 2>&1 < \
|
|
; RUN: %s | FileCheck --check-prefix=LARGE %s
|
|
|
|
; RUN: llc -mtriple powerpc-ibm-aix-xcoff -stop-after=machine-cp \
|
|
; RUN: -print-before=simple-register-coalescing 2>&1 < %s | FileCheck \
|
|
; RUN: --check-prefix=SMALL %s
|
|
|
|
@msg = common global i8* null, align 4
|
|
@ptr = common global i8* null, align 4
|
|
|
|
define void @foo() {
|
|
entry:
|
|
; SMALL: %0:gprc_and_gprc_nor0 = LWZtoc @msg, $r2 :: (load 4 from got)
|
|
; SMALL: %1:gprc = LWZ 0, %0:gprc_and_gprc_nor0 :: (dereferenceable load 4 from @msg)
|
|
; SMALL: %2:gprc_and_gprc_nor0 = LWZtoc @ptr, $r2 :: (load 4 from got)
|
|
; SMALL: STW %1:gprc, 0, %2:gprc_and_gprc_nor0 :: (store 4 into @ptr)
|
|
|
|
; MEDIUM: Medium code model is not supported on AIX.
|
|
|
|
; LARGE: %0:gprc_and_gprc_nor0 = ADDIStocHA $r2, @msg
|
|
; LARGE: %1:gprc_and_gprc_nor0 = LWZtocL @msg, %0:gprc_and_gprc_nor0, implicit $r2 :: (load 4 from got)
|
|
; LARGE: %2:gprc = LWZ 0, %1:gprc_and_gprc_nor0 :: (dereferenceable load 4 from @msg)
|
|
; LARGE: %3:gprc_and_gprc_nor0 = ADDIStocHA $r2, @ptr
|
|
; LARGE: %4:gprc_and_gprc_nor0 = LWZtocL @ptr, %3:gprc_and_gprc_nor0, implicit $r2 :: (load 4 from got)
|
|
; LARGE: STW %2:gprc, 0, %4:gprc_and_gprc_nor0 :: (store 4 into @ptr)
|
|
|
|
%0 = load i8*, i8** @msg, align 4
|
|
store i8* %0, i8** @ptr, align 4
|
|
ret void
|
|
}
|