9e9907f1cf
Similar to 806761a762.
For IR files without a target triple, -mtriple= specifies the full
target triple while -march= merely sets the architecture part of the
default target triple, leaving a target triple which may not make sense,
e.g. amdgpu-apple-darwin.
Therefore, -march= is error-prone and not recommended for tests without
a target triple. The issue has been benign as we recognize
$unknown-apple-darwin as ELF instead of rejecting it outrightly.
This patch changes AMDGPU tests to not rely on the default
OS/environment components. Tests that need fixes are not changed:
```
LLVM :: CodeGen/AMDGPU/fabs.f64.ll
LLVM :: CodeGen/AMDGPU/fabs.ll
LLVM :: CodeGen/AMDGPU/floor.ll
LLVM :: CodeGen/AMDGPU/fneg-fabs.f64.ll
LLVM :: CodeGen/AMDGPU/fneg-fabs.ll
LLVM :: CodeGen/AMDGPU/r600-infinite-loop-bug-while-reorganizing-vector.ll
LLVM :: CodeGen/AMDGPU/schedule-if-2.ll
```
52 lines
2.0 KiB
LLVM
52 lines
2.0 KiB
LLVM
; RUN: llc -mtriple=amdgcn -amdgpu-atomic-optimizer-strategy=None -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN,SICIVI,FUNC %s
|
|
; RUN: llc -mtriple=amdgcn -mcpu=tonga -mattr=-flat-for-global -amdgpu-atomic-optimizer-strategy=None -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN,SICIVI,FUNC %s
|
|
; RUN: llc -mtriple=amdgcn -mcpu=gfx900 -amdgpu-atomic-optimizer-strategy=None -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN,GFX9,FUNC %s
|
|
; RUN: llc -mtriple=r600 -mcpu=redwood -amdgpu-atomic-optimizer-strategy=None < %s | FileCheck -check-prefixes=R600,FUNC %s
|
|
|
|
; FUNC-LABEL: {{^}}atomic_add_local:
|
|
; SICIVI: s_mov_b32 m0
|
|
; GFX9-NOT: m0
|
|
; R600: LDS_ADD *
|
|
; GCN: ds_add_u32
|
|
define amdgpu_kernel void @atomic_add_local(ptr addrspace(3) %local) {
|
|
%unused = atomicrmw volatile add ptr addrspace(3) %local, i32 5 seq_cst
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}atomic_add_local_const_offset:
|
|
; SICIVI: s_mov_b32 m0
|
|
; GFX9-NOT: m0
|
|
|
|
; R600: LDS_ADD *
|
|
; GCN: ds_add_u32 v{{[0-9]+}}, v{{[0-9]+}} offset:16
|
|
define amdgpu_kernel void @atomic_add_local_const_offset(ptr addrspace(3) %local) {
|
|
%gep = getelementptr i32, ptr addrspace(3) %local, i32 4
|
|
%val = atomicrmw volatile add ptr addrspace(3) %gep, i32 5 seq_cst
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}atomic_add_ret_local:
|
|
; SICIVI: s_mov_b32 m0
|
|
; GFX9-NOT: m0
|
|
|
|
; R600: LDS_ADD_RET *
|
|
; GCN: ds_add_rtn_u32
|
|
define amdgpu_kernel void @atomic_add_ret_local(ptr addrspace(1) %out, ptr addrspace(3) %local) {
|
|
%val = atomicrmw volatile add ptr addrspace(3) %local, i32 5 seq_cst
|
|
store i32 %val, ptr addrspace(1) %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}atomic_add_ret_local_const_offset:
|
|
; SICIVI: s_mov_b32 m0
|
|
; GFX9-NOT: m0
|
|
|
|
; R600: LDS_ADD_RET *
|
|
; GCN: ds_add_rtn_u32 v{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}} offset:20
|
|
define amdgpu_kernel void @atomic_add_ret_local_const_offset(ptr addrspace(1) %out, ptr addrspace(3) %local) {
|
|
%gep = getelementptr i32, ptr addrspace(3) %local, i32 5
|
|
%val = atomicrmw volatile add ptr addrspace(3) %gep, i32 5 seq_cst
|
|
store i32 %val, ptr addrspace(1) %out
|
|
ret void
|
|
}
|