2041b1dd0b
Summary: This hidden option would disable code generation through FastISel by default. It was removed from the available options and from the Fast-ISel tests that required it in order to run the tests. Reviewers: dsanders Subscribers: qcolombet, llvm-commits Differential Revision: http://reviews.llvm.org/D11610 llvm-svn: 243638
18 lines
512 B
LLVM
18 lines
512 B
LLVM
; RUN: llc -march=mipsel -relocation-model=pic -O0 -fast-isel-abort=1 -mcpu=mips32r2 \
|
|
; RUN: < %s | FileCheck %s
|
|
; RUN: llc -march=mipsel -relocation-model=pic -O0 -fast-isel-abort=1 -mcpu=mips32 \
|
|
; RUN: < %s | FileCheck %s
|
|
|
|
@abcd = external global i32
|
|
|
|
; Function Attrs: nounwind
|
|
define void @foo() {
|
|
entry:
|
|
store i32 12345, i32* @abcd, align 4
|
|
; CHECK: addiu $[[REG1:[0-9]+]], $zero, 12345
|
|
; CHECK: lw $[[REG2:[0-9]+]], %got(abcd)(${{[0-9]+}})
|
|
; CHECK: sw $[[REG1]], 0($[[REG2]])
|
|
ret void
|
|
}
|
|
|