Simon Pilgrim 856fc94a2f [X86] Added tzcnt vector tests. ...

llvm-svn: 239264

2015-06-07 21:01:34 +00:00

..

AArch64

[GlobalMerge] Take into account minsize on Global users' parents.

2015-06-04 20:39:23 +00:00

ARM

[ARM] Add support for -sp- FPUs and FPU none to TargetParser

2015-06-05 13:31:19 +00:00

BPF

[bpf] rename triple names bpf_be -> bpfeb

2015-06-05 16:11:14 +00:00

CPP

[opaque pointer type] Add textual IR support for explicit type parameter to the call instruction

2015-04-16 23:24:18 +00:00

Generic

Resubmit r237954 (MIR Serialization: print and parse LLVM IR using MIR format).

2015-05-27 18:02:19 +00:00

Hexagon

[Hexagon] Reapply r239097 with tests corrected for shuffling and duplexing.

2015-06-05 16:00:11 +00:00

Inputs

IR: Give 'DI' prefix to debug info metadata

2015-04-29 16:38:44 +00:00

Mips

[mips] Make TTypeEncoding indirect to allow .eh_frame to be read-only.

2015-06-02 20:32:50 +00:00

MIR

MIR Serialization: use correct line and column numbers for LLVM IR errors.

2015-05-29 17:05:41 +00:00

MSP430

…

NVPTX

[NVPTX] roll forward r239082

2015-06-04 21:28:26 +00:00

PowerPC

Add support for VSX FMA single-precision instructions to the PPC back end

2015-05-29 17:13:25 +00:00

R600

DAGCombiner: don't duplicate (fmul x, c) in visitFNEG if fneg is free

2015-06-05 17:52:34 +00:00

SPARC

Add support for the Sparc implementation-defined "ASR" registers.

2015-05-18 16:29:48 +00:00

SystemZ

[DAGCombiner] Account for getVectorIdxTy() when narrowing vector load

2015-05-05 19:34:10 +00:00

Thumb

Revert r238473, "Thumb2: Modify codegen for memcpy intrinsic to prefer LDM/STM."

2015-06-05 18:01:28 +00:00

Thumb2

ARM: Thumb2 LDRD/STRD supports independent input/output regs

2015-06-03 16:30:24 +00:00

WinEH

[WinEH] C++ EH state numbering fixes

2015-05-20 23:22:24 +00:00

X86

[X86] Added tzcnt vector tests.

2015-06-07 21:01:34 +00:00

XCore

IR: Give 'DI' prefix to debug info metadata

2015-04-29 16:38:44 +00:00