This website requires JavaScript.
Explore
Help
Register
Sign In
caio
/
clang-p2996
Watch
1
Star
0
Fork
0
You've already forked clang-p2996
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
890c4bece26e005cd9fa5511fe0efa7307794de5
clang-p2996
/
llvm
/
lib
/
Target
/
RISCV
/
GISel
History
Michael Maitland
6bac41496e
[RISCV][GISEL] Legalize G_INSERT_SUBVECTOR (
#108859
)
...
This code is heavily based on the SelectionDAG lowerINSERT_SUBVECTOR code.
2024-10-21 08:49:13 -04:00
..
RISCVCallLowering.cpp
[RISCV] Reduce the interface to RISCVCCAssignFn. NFC (
#107503
)
2024-09-06 09:28:33 -07:00
RISCVCallLowering.h
[RISCV][GISel] Implement canLowerReturn. (
#105465
)
2024-08-22 08:12:51 -07:00
RISCVInstructionSelector.cpp
[RISCV][GISEL][NFC] Add break statement to reduce diff on future changes of preISelLower
2024-10-07 07:23:52 -07:00
RISCVLegalizerInfo.cpp
[RISCV][GISEL] Legalize G_INSERT_SUBVECTOR (
#108859
)
2024-10-21 08:49:13 -04:00
RISCVLegalizerInfo.h
[RISCV][GISEL] Legalize G_INSERT_SUBVECTOR (
#108859
)
2024-10-21 08:49:13 -04:00
RISCVO0PreLegalizerCombiner.cpp
…
RISCVPostLegalizerCombiner.cpp
…
RISCVPreLegalizerCombiner.cpp
…
RISCVRegisterBankInfo.cpp
[RISCV][GISEL] regbankselect for G_SPLAT_VECTOR (
#110744
)
2024-10-01 21:50:21 -04:00
RISCVRegisterBankInfo.h
[GISel][TableGen] Generate getRegBankFromRegClass (
#99896
)
2024-07-25 09:41:55 -04:00
RISCVRegisterBanks.td
…
