Files
clang-p2996/llvm/test/CodeGen/X86/lsr-interesting-step.ll
Jeremy Morse e6bf48d110 [X86] Don't request 0x90 nop filling in p2align directives (#110134)
As of rev ea222be0d, LLVMs assembler will actually try to honour the
"fill value" part of p2align directives. X86 printed these as 0x90, which
isn't actually what it wanted: we want multi-byte nops for .text
padding. Compiling via a textual assembly file produces single-byte
nop padding since ea222be0d but the built-in assembler will produce
multi-byte nops. This divergent behaviour is undesirable.

To fix: don't set the byte padding field for x86, which allows the
assembler to pick multi-byte nops. Test that we get the same multi-byte
padding when compiled via textual assembly or directly to object file.
Added same-align-bytes-with-llasm-llobj.ll to that effect, updated
numerous other tests to not contain check-lines for the explicit padding.
2024-10-02 11:14:05 +01:00

68 lines
2.4 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -relocation-model=static -mtriple=x86_64-unknown-linux-gnu | FileCheck %s
; The inner loop should require only one add (and no leas either).
; rdar://8100380
@flags = external dso_local global [8192 x i8], align 16 ; <ptr> [#uses=1]
define void @foo() nounwind {
; CHECK-LABEL: foo:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: movl $2, %eax
; CHECK-NEXT: .p2align 4
; CHECK-NEXT: .LBB0_1: # %bb7
; CHECK-NEXT: # =>This Loop Header: Depth=1
; CHECK-NEXT: # Child Loop BB0_2 Depth 2
; CHECK-NEXT: movl $2, %ecx
; CHECK-NEXT: .p2align 4
; CHECK-NEXT: .LBB0_2: # %bb11
; CHECK-NEXT: # Parent Loop BB0_1 Depth=1
; CHECK-NEXT: # => This Inner Loop Header: Depth=2
; CHECK-NEXT: movb $0, flags(%rcx)
; CHECK-NEXT: addq %rax, %rcx
; CHECK-NEXT: cmpq $8192, %rcx # imm = 0x2000
; CHECK-NEXT: jl .LBB0_2
; CHECK-NEXT: # %bb.3: # %bb16
; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
; CHECK-NEXT: incq %rax
; CHECK-NEXT: cmpq $8192, %rax # imm = 0x2000
; CHECK-NEXT: jl .LBB0_1
; CHECK-NEXT: # %bb.4: # %bb20
; CHECK-NEXT: retq
entry:
br label %bb
bb: ; preds = %entry
br label %bb7
bb7: ; preds = %bb, %bb17
%tmp8 = phi i64 [ %tmp18, %bb17 ], [ 2, %bb ] ; <i64> [#uses=2]
br label %bb10
bb10: ; preds = %bb7
br label %bb11
bb11: ; preds = %bb10, %bb11
%tmp12 = phi i64 [ %tmp14, %bb11 ], [ 2, %bb10 ] ; <i64> [#uses=2]
%tmp13 = getelementptr inbounds [8192 x i8], ptr @flags, i64 0, i64 %tmp12 ; <ptr> [#uses=1]
store i8 0, ptr %tmp13, align 1
%tmp14 = add nsw i64 %tmp12, %tmp8 ; <i64> [#uses=2]
%tmp15 = icmp slt i64 %tmp14, 8192 ; <i1> [#uses=1]
br i1 %tmp15, label %bb11, label %bb16
bb16: ; preds = %bb11
br label %bb17
bb17: ; preds = %bb16, %bb7
%tmp18 = add nsw i64 %tmp8, 1 ; <i64> [#uses=2]
%tmp19 = icmp slt i64 %tmp18, 8192 ; <i1> [#uses=1]
br i1 %tmp19, label %bb7, label %bb20
bb20: ; preds = %bb17
br label %bb21
bb21: ; preds = %bb20, %entry
ret void
}