06f711a906
Implement PhiLoweringHelper for GlobalISel in DivergenceLoweringHelper. Use machine uniformity analysis to find divergent i1 phis and select them as lane mask phis in same way SILowerI1Copies select VReg_1 phis. Note that divergent i1 phis include phis created by LCSSA and all cases of uses outside of cycle are actually covered by "lowering LCSSA phis". GlobalISel lane masks are registers with sgpr register class and S1 LLT. TODO: General goal is that instructions created in this pass are fully instruction-selected so that selection of lane mask phis is not split across multiple passes. patch 3 from: https://github.com/llvm/llvm-project/pull/73337
484 lines
15 KiB
YAML
484 lines
15 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -mtriple=amdgcn -amdgpu-global-isel-risky-select -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s -check-prefix=GCN
|
|
|
|
---
|
|
name: g_phi_s32_ss_sbranch
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
machineFunctionInfo: {}
|
|
body: |
|
|
; GCN-LABEL: name: g_phi_s32_ss_sbranch
|
|
; GCN: bb.0:
|
|
; GCN-NEXT: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; GCN-NEXT: liveins: $sgpr0, $sgpr1, $sgpr2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; GCN-NEXT: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr1
|
|
; GCN-NEXT: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr2
|
|
; GCN-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 0
|
|
; GCN-NEXT: S_CMP_EQ_U32 [[COPY2]], [[S_MOV_B32_]], implicit-def $scc
|
|
; GCN-NEXT: [[COPY3:%[0-9]+]]:sreg_32 = COPY $scc
|
|
; GCN-NEXT: $scc = COPY [[COPY3]]
|
|
; GCN-NEXT: S_CBRANCH_SCC1 %bb.1, implicit $scc
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.1:
|
|
; GCN-NEXT: successors: %bb.2(0x80000000)
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.2:
|
|
; GCN-NEXT: [[PHI:%[0-9]+]]:sreg_32 = PHI [[COPY]], %bb.0, [[COPY1]], %bb.1
|
|
; GCN-NEXT: $sgpr0 = COPY [[PHI]]
|
|
; GCN-NEXT: S_SETPC_B64 undef $sgpr30_sgpr31
|
|
bb.0:
|
|
liveins: $sgpr0, $sgpr1, $sgpr2
|
|
|
|
%0:sgpr(s32) = COPY $sgpr0
|
|
%1:sgpr(s32) = COPY $sgpr1
|
|
%2:sgpr(s32) = COPY $sgpr2
|
|
%3:sgpr(s32) = G_CONSTANT i32 0
|
|
%4:sgpr(s32) = G_ICMP intpred(eq), %2(s32), %3
|
|
G_BRCOND %4, %bb.1
|
|
G_BR %bb.2
|
|
|
|
bb.1:
|
|
%5:sgpr(s32) = COPY %1
|
|
G_BR %bb.2
|
|
|
|
bb.2:
|
|
%6:sgpr(s32) = G_PHI %0(s32), %bb.0, %5(s32), %bb.1
|
|
$sgpr0 = COPY %6
|
|
S_SETPC_B64 undef $sgpr30_sgpr31
|
|
|
|
...
|
|
|
|
---
|
|
name: g_phi_s32_vv_sbranch
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
machineFunctionInfo: {}
|
|
body: |
|
|
; GCN-LABEL: name: g_phi_s32_vv_sbranch
|
|
; GCN: bb.0:
|
|
; GCN-NEXT: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; GCN-NEXT: liveins: $vgpr0, $vgpr1, $sgpr2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN-NEXT: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr1
|
|
; GCN-NEXT: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr2
|
|
; GCN-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 0
|
|
; GCN-NEXT: S_CMP_EQ_U32 [[COPY2]], [[S_MOV_B32_]], implicit-def $scc
|
|
; GCN-NEXT: [[COPY3:%[0-9]+]]:sreg_32 = COPY $scc
|
|
; GCN-NEXT: $scc = COPY [[COPY3]]
|
|
; GCN-NEXT: S_CBRANCH_SCC1 %bb.1, implicit $scc
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.1:
|
|
; GCN-NEXT: successors: %bb.2(0x80000000)
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY4:%[0-9]+]]:sreg_32 = COPY [[COPY1]]
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.2:
|
|
; GCN-NEXT: [[PHI:%[0-9]+]]:vgpr_32 = PHI [[COPY]], %bb.0, [[COPY4]], %bb.1
|
|
; GCN-NEXT: $vgpr0 = COPY [[PHI]]
|
|
; GCN-NEXT: S_SETPC_B64 undef $sgpr30_sgpr31
|
|
bb.0:
|
|
liveins: $vgpr0, $vgpr1, $sgpr2
|
|
|
|
%0:vgpr(s32) = COPY $vgpr0
|
|
%1:vgpr(s32) = COPY $vgpr1
|
|
%2:sgpr(s32) = COPY $sgpr2
|
|
%3:sgpr(s32) = G_CONSTANT i32 0
|
|
%4:sgpr(s32) = G_ICMP intpred(eq), %2(s32), %3
|
|
G_BRCOND %4, %bb.1
|
|
G_BR %bb.2
|
|
|
|
bb.1:
|
|
%5:sgpr(s32) = COPY %1
|
|
G_BR %bb.2
|
|
|
|
bb.2:
|
|
%6:vgpr(s32) = G_PHI %0(s32), %bb.0, %5(s32), %bb.1
|
|
$vgpr0 = COPY %6(s32)
|
|
S_SETPC_B64 undef $sgpr30_sgpr31
|
|
|
|
...
|
|
|
|
---
|
|
name: g_phi_s32_sv_sbranch
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
machineFunctionInfo: {}
|
|
body: |
|
|
; GCN-LABEL: name: g_phi_s32_sv_sbranch
|
|
; GCN: bb.0:
|
|
; GCN-NEXT: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; GCN-NEXT: liveins: $sgpr0, $vgpr0, $sgpr1, $sgpr2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; GCN-NEXT: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN-NEXT: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr2
|
|
; GCN-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 0
|
|
; GCN-NEXT: S_CMP_EQ_U32 [[COPY2]], [[S_MOV_B32_]], implicit-def $scc
|
|
; GCN-NEXT: [[COPY3:%[0-9]+]]:sreg_32 = COPY $scc
|
|
; GCN-NEXT: $scc = COPY [[COPY3]]
|
|
; GCN-NEXT: S_CBRANCH_SCC1 %bb.1, implicit $scc
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.1:
|
|
; GCN-NEXT: successors: %bb.2(0x80000000)
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.2:
|
|
; GCN-NEXT: [[PHI:%[0-9]+]]:vgpr_32 = PHI [[COPY]], %bb.0, [[COPY1]], %bb.1
|
|
; GCN-NEXT: $vgpr0 = COPY [[PHI]]
|
|
; GCN-NEXT: S_SETPC_B64 undef $sgpr30_sgpr31
|
|
bb.0:
|
|
liveins: $sgpr0, $vgpr0, $sgpr1, $sgpr2
|
|
|
|
%0:sgpr(s32) = COPY $sgpr0
|
|
%1:vgpr(s32) = COPY $vgpr0
|
|
%2:sgpr(s32) = COPY $sgpr2
|
|
%3:sgpr(s32) = G_CONSTANT i32 0
|
|
%4:sgpr(s32) = G_ICMP intpred(eq), %2(s32), %3
|
|
G_BRCOND %4, %bb.1
|
|
G_BR %bb.2
|
|
|
|
bb.1:
|
|
%5:vgpr(s32) = COPY %1
|
|
G_BR %bb.2
|
|
|
|
bb.2:
|
|
%6:vgpr(s32) = G_PHI %0(s32), %bb.0, %5(s32), %bb.1
|
|
$vgpr0 = COPY %6
|
|
S_SETPC_B64 undef $sgpr30_sgpr31
|
|
|
|
...
|
|
|
|
---
|
|
name: g_phi_s32_vs_sbranch
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
machineFunctionInfo: {}
|
|
body: |
|
|
; GCN-LABEL: name: g_phi_s32_vs_sbranch
|
|
; GCN: bb.0:
|
|
; GCN-NEXT: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; GCN-NEXT: liveins: $sgpr0, $vgpr0, $sgpr1
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN-NEXT: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; GCN-NEXT: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr1
|
|
; GCN-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 0
|
|
; GCN-NEXT: S_CMP_EQ_U32 [[COPY2]], [[S_MOV_B32_]], implicit-def $scc
|
|
; GCN-NEXT: [[COPY3:%[0-9]+]]:sreg_32 = COPY $scc
|
|
; GCN-NEXT: $scc = COPY [[COPY3]]
|
|
; GCN-NEXT: S_CBRANCH_SCC1 %bb.1, implicit $scc
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.1:
|
|
; GCN-NEXT: successors: %bb.2(0x80000000)
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY4:%[0-9]+]]:vgpr_32 = COPY [[COPY1]]
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.2:
|
|
; GCN-NEXT: [[PHI:%[0-9]+]]:vgpr_32 = PHI [[COPY]], %bb.0, [[COPY4]], %bb.1
|
|
; GCN-NEXT: $vgpr0 = COPY [[PHI]]
|
|
; GCN-NEXT: S_SETPC_B64 undef $sgpr30_sgpr31
|
|
bb.0:
|
|
liveins: $sgpr0, $vgpr0, $sgpr1
|
|
|
|
%0:vgpr(s32) = COPY $vgpr0
|
|
%1:sgpr(s32) = COPY $sgpr0
|
|
%2:sgpr(s32) = COPY $sgpr1
|
|
%3:sgpr(s32) = G_CONSTANT i32 0
|
|
%4:sgpr(s32) = G_ICMP intpred(eq), %2(s32), %3
|
|
G_BRCOND %4, %bb.1
|
|
G_BR %bb.2
|
|
|
|
bb.1:
|
|
%5:vgpr(s32) = COPY %1
|
|
G_BR %bb.2
|
|
|
|
bb.2:
|
|
%6:vgpr(s32) = G_PHI %0(s32), %bb.0, %5(s32), %bb.1
|
|
$vgpr0 = COPY %6
|
|
S_SETPC_B64 undef $sgpr30_sgpr31
|
|
|
|
...
|
|
|
|
---
|
|
name: g_phi_s64_ss_sbranch
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
machineFunctionInfo: {}
|
|
body: |
|
|
; GCN-LABEL: name: g_phi_s64_ss_sbranch
|
|
; GCN: bb.0:
|
|
; GCN-NEXT: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; GCN-NEXT: liveins: $sgpr0_sgpr1, $sgpr2_sgpr3, $sgpr4
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr0_sgpr1
|
|
; GCN-NEXT: [[COPY1:%[0-9]+]]:sreg_64 = COPY $sgpr2_sgpr3
|
|
; GCN-NEXT: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr4
|
|
; GCN-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 0
|
|
; GCN-NEXT: S_CMP_EQ_U32 [[COPY2]], [[S_MOV_B32_]], implicit-def $scc
|
|
; GCN-NEXT: [[COPY3:%[0-9]+]]:sreg_32 = COPY $scc
|
|
; GCN-NEXT: $scc = COPY [[COPY3]]
|
|
; GCN-NEXT: S_CBRANCH_SCC1 %bb.1, implicit $scc
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.1:
|
|
; GCN-NEXT: successors: %bb.2(0x80000000)
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.2:
|
|
; GCN-NEXT: [[PHI:%[0-9]+]]:sreg_64 = PHI [[COPY]], %bb.0, [[COPY1]], %bb.1
|
|
; GCN-NEXT: $sgpr0_sgpr1 = COPY [[PHI]]
|
|
; GCN-NEXT: S_SETPC_B64 undef $sgpr30_sgpr31
|
|
bb.0:
|
|
liveins: $sgpr0_sgpr1, $sgpr2_sgpr3, $sgpr4
|
|
|
|
%0:sgpr(s64) = COPY $sgpr0_sgpr1
|
|
%1:sgpr(s64) = COPY $sgpr2_sgpr3
|
|
%2:sgpr(s32) = COPY $sgpr4
|
|
%3:sgpr(s32) = G_CONSTANT i32 0
|
|
%4:sgpr(s32) = G_ICMP intpred(eq), %2(s32), %3
|
|
G_BRCOND %4, %bb.1
|
|
G_BR %bb.2
|
|
|
|
bb.1:
|
|
%5:sgpr(s64) = COPY %1
|
|
G_BR %bb.2
|
|
|
|
bb.2:
|
|
%6:sgpr(s64) = G_PHI %0(s64), %bb.0, %5(s64), %bb.1
|
|
$sgpr0_sgpr1 = COPY %6
|
|
S_SETPC_B64 undef $sgpr30_sgpr31
|
|
|
|
...
|
|
---
|
|
name: g_phi_v2s16_vv_sbranch
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
machineFunctionInfo: {}
|
|
body: |
|
|
; GCN-LABEL: name: g_phi_v2s16_vv_sbranch
|
|
; GCN: bb.0:
|
|
; GCN-NEXT: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; GCN-NEXT: liveins: $vgpr0, $vgpr1, $sgpr2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN-NEXT: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr1
|
|
; GCN-NEXT: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr2
|
|
; GCN-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 0
|
|
; GCN-NEXT: S_CMP_EQ_U32 [[COPY2]], [[S_MOV_B32_]], implicit-def $scc
|
|
; GCN-NEXT: [[COPY3:%[0-9]+]]:sreg_32 = COPY $scc
|
|
; GCN-NEXT: $scc = COPY [[COPY3]]
|
|
; GCN-NEXT: S_CBRANCH_SCC1 %bb.1, implicit $scc
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.1:
|
|
; GCN-NEXT: successors: %bb.2(0x80000000)
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY4:%[0-9]+]]:sreg_32 = COPY [[COPY1]]
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.2:
|
|
; GCN-NEXT: [[PHI:%[0-9]+]]:vgpr_32 = PHI [[COPY]], %bb.0, [[COPY4]], %bb.1
|
|
; GCN-NEXT: $vgpr0 = COPY [[PHI]]
|
|
; GCN-NEXT: S_SETPC_B64 undef $sgpr30_sgpr31
|
|
bb.0:
|
|
liveins: $vgpr0, $vgpr1, $sgpr2
|
|
|
|
%0:vgpr(<2 x s16>) = COPY $vgpr0
|
|
%1:vgpr(<2 x s16>) = COPY $vgpr1
|
|
%2:sgpr(s32) = COPY $sgpr2
|
|
%3:sgpr(s32) = G_CONSTANT i32 0
|
|
%4:sgpr(s32) = G_ICMP intpred(eq), %2(s32), %3
|
|
G_BRCOND %4, %bb.1
|
|
G_BR %bb.2
|
|
|
|
bb.1:
|
|
%5:sgpr(<2 x s16>) = COPY %1
|
|
G_BR %bb.2
|
|
|
|
bb.2:
|
|
%6:vgpr(<2 x s16>) = G_PHI %0(<2 x s16>), %bb.0, %5(<2 x s16>), %bb.1
|
|
$vgpr0 = COPY %6
|
|
S_SETPC_B64 undef $sgpr30_sgpr31
|
|
|
|
...
|
|
|
|
---
|
|
name: g_phi_vcc_s1_sbranch
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
machineFunctionInfo: {}
|
|
body: |
|
|
; GCN-LABEL: name: g_phi_vcc_s1_sbranch
|
|
; GCN: bb.0:
|
|
; GCN-NEXT: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; GCN-NEXT: liveins: $vgpr0, $vgpr1, $sgpr2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN-NEXT: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr1
|
|
; GCN-NEXT: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr2
|
|
; GCN-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 0
|
|
; GCN-NEXT: [[V_CMP_EQ_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_EQ_U32_e64 [[COPY]], [[S_MOV_B32_]], implicit $exec
|
|
; GCN-NEXT: S_CMP_EQ_U32 [[COPY2]], [[S_MOV_B32_]], implicit-def $scc
|
|
; GCN-NEXT: [[COPY3:%[0-9]+]]:sreg_32 = COPY $scc
|
|
; GCN-NEXT: $scc = COPY [[COPY3]]
|
|
; GCN-NEXT: S_CBRANCH_SCC1 %bb.1, implicit $scc
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.1:
|
|
; GCN-NEXT: successors: %bb.2(0x80000000)
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[V_CMP_EQ_U32_e64_1:%[0-9]+]]:sreg_64 = V_CMP_EQ_U32_e64 [[COPY1]], [[S_MOV_B32_]], implicit $exec
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.2:
|
|
; GCN-NEXT: [[PHI:%[0-9]+]]:sreg_64_xexec = PHI [[V_CMP_EQ_U32_e64_]], %bb.0, [[V_CMP_EQ_U32_e64_1]], %bb.1
|
|
; GCN-NEXT: S_SETPC_B64 undef $sgpr30_sgpr31, implicit [[PHI]]
|
|
bb.0:
|
|
liveins: $vgpr0, $vgpr1, $sgpr2
|
|
|
|
%0:vgpr(s32) = COPY $vgpr0
|
|
%1:vgpr(s32) = COPY $vgpr1
|
|
%2:sgpr(s32) = COPY $sgpr2
|
|
%3:sgpr(s32) = G_CONSTANT i32 0
|
|
%4:vcc(s1) = G_ICMP intpred(eq), %0, %3
|
|
%5:sgpr(s32) = G_ICMP intpred(eq), %2(s32), %3
|
|
G_BRCOND %5, %bb.1
|
|
G_BR %bb.2
|
|
|
|
bb.1:
|
|
%6:vcc(s1) = G_ICMP intpred(eq), %1, %3
|
|
G_BR %bb.2
|
|
|
|
bb.2:
|
|
%7:vcc(s1) = G_PHI %4, %bb.0, %6, %bb.1
|
|
S_SETPC_B64 undef $sgpr30_sgpr31, implicit %7
|
|
|
|
...
|
|
|
|
---
|
|
name: phi_s32_ss_sbranch
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
machineFunctionInfo: {}
|
|
body: |
|
|
; GCN-LABEL: name: phi_s32_ss_sbranch
|
|
; GCN: bb.0:
|
|
; GCN-NEXT: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; GCN-NEXT: liveins: $sgpr0, $sgpr1, $sgpr2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; GCN-NEXT: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr1
|
|
; GCN-NEXT: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr2
|
|
; GCN-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 0
|
|
; GCN-NEXT: S_CMP_EQ_U32 [[COPY2]], [[S_MOV_B32_]], implicit-def $scc
|
|
; GCN-NEXT: [[COPY3:%[0-9]+]]:sreg_32 = COPY $scc
|
|
; GCN-NEXT: $scc = COPY [[COPY3]]
|
|
; GCN-NEXT: S_CBRANCH_SCC1 %bb.1, implicit $scc
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.1:
|
|
; GCN-NEXT: successors: %bb.2(0x80000000)
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.2:
|
|
; GCN-NEXT: [[PHI:%[0-9]+]]:sreg_32 = PHI [[COPY]], %bb.0, [[COPY1]], %bb.1
|
|
; GCN-NEXT: $sgpr0 = COPY [[PHI]]
|
|
; GCN-NEXT: S_SETPC_B64 undef $sgpr30_sgpr31
|
|
bb.0:
|
|
liveins: $sgpr0, $sgpr1, $sgpr2
|
|
|
|
%0:sgpr(s32) = COPY $sgpr0
|
|
%1:sgpr(s32) = COPY $sgpr1
|
|
%2:sgpr(s32) = COPY $sgpr2
|
|
%3:sgpr(s32) = G_CONSTANT i32 0
|
|
%4:sgpr(s32) = G_ICMP intpred(eq), %2(s32), %3
|
|
G_BRCOND %4, %bb.1
|
|
G_BR %bb.2
|
|
|
|
bb.1:
|
|
%5:sgpr(s32) = COPY %1
|
|
G_BR %bb.2
|
|
|
|
bb.2:
|
|
%6:sgpr(s32) = G_PHI %0(s32), %bb.0, %5(s32), %bb.1
|
|
$sgpr0 = COPY %6(s32)
|
|
S_SETPC_B64 undef $sgpr30_sgpr31
|
|
|
|
...
|
|
|
|
---
|
|
name: phi_s32_vv_sbranch
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
machineFunctionInfo: {}
|
|
body: |
|
|
; GCN-LABEL: name: phi_s32_vv_sbranch
|
|
; GCN: bb.0:
|
|
; GCN-NEXT: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; GCN-NEXT: liveins: $vgpr0, $vgpr1, $sgpr2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN-NEXT: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr1
|
|
; GCN-NEXT: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr2
|
|
; GCN-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 0
|
|
; GCN-NEXT: S_CMP_EQ_U32 [[COPY2]], [[S_MOV_B32_]], implicit-def $scc
|
|
; GCN-NEXT: [[COPY3:%[0-9]+]]:sreg_32 = COPY $scc
|
|
; GCN-NEXT: $scc = COPY [[COPY3]]
|
|
; GCN-NEXT: S_CBRANCH_SCC1 %bb.1, implicit $scc
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.1:
|
|
; GCN-NEXT: successors: %bb.2(0x80000000)
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY4:%[0-9]+]]:sreg_32 = COPY [[COPY1]]
|
|
; GCN-NEXT: S_BRANCH %bb.2
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: bb.2:
|
|
; GCN-NEXT: [[PHI:%[0-9]+]]:vgpr_32 = PHI [[COPY]], %bb.0, [[COPY4]], %bb.1
|
|
; GCN-NEXT: $vgpr0 = COPY [[PHI]]
|
|
; GCN-NEXT: S_SETPC_B64 undef $sgpr30_sgpr31
|
|
bb.0:
|
|
liveins: $vgpr0, $vgpr1, $sgpr2
|
|
|
|
%0:vgpr(s32) = COPY $vgpr0
|
|
%1:vgpr(s32) = COPY $vgpr1
|
|
%2:sgpr(s32) = COPY $sgpr2
|
|
%3:sgpr(s32) = G_CONSTANT i32 0
|
|
%4:sgpr(s32) = G_ICMP intpred(eq), %2(s32), %3
|
|
G_BRCOND %4, %bb.1
|
|
G_BR %bb.2
|
|
|
|
bb.1:
|
|
%5:sgpr(s32) = COPY %1
|
|
G_BR %bb.2
|
|
|
|
bb.2:
|
|
%6:vgpr(s32) = G_PHI %0(s32), %bb.0, %5(s32), %bb.1
|
|
$vgpr0 = COPY %6
|
|
S_SETPC_B64 undef $sgpr30_sgpr31
|
|
|
|
...
|