Logo
Explore Help
Register Sign In
caio/clang-p2996
1
0
Fork 0
You've already forked clang-p2996
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
8fcb1263f42657ecbc355beff12500dfbcddee17
clang-p2996/llvm/test/MachineVerifier/AMDGPU
History
Matt Arsenault 6017480461 MachineVerifier: Fix check for range type (#124894)
We need to permit scalar extending loads with range annotations.

Fix expensive_checks failures after 11db7fb09b
2025-01-30 10:56:12 +07:00
..
fix-illegal-vector-copies.mir
[AMDGPU,test] Change llc -march= to -mtriple=
2024-12-15 10:54:21 -08:00
issue98474-missing-def-liveout-physical-subregister.mir
VirtRegRewriter: Add implicit register defs for live out undef lanes (#112679)
2024-10-28 17:33:53 -07:00
lit.local.cfg
…
register-killed-inside-loop.mir
…
test_g_bitcast.mir
…
test_g_incompatible_range.mir
MachineVerifier: Fix check for range type (#124894)
2025-01-30 10:56:12 +07:00
test_g_intrinsic_w_side_effects.mir
…
test_g_intrinsic.mir
…
undef-should-only-be-set-on-subreg-defs.mir
…
undef-virt-reg-entry-block.mir
…
undef-virt-reg-nonentry-block.mir
…
unsupported-subreg-index-aligned-vgpr-check.mir
AMDGPU: Fix verifier assert with out of bounds subregister indexes (#119799)
2024-12-13 11:52:11 +09:00
verifier-ec-subreg-liveness.mir
…
verifier-implicit-virtreg-invalid-physreg-liveness.mir
…
verifier-pseudo-terminators.mir
…
verify-implicit-def.mir
…
verify-reg-sequence.mir
…
writelane_m0.mir
…
Powered by Gitea Version: 1.25.1 Page: 1030ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API