caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
9325b8da1702238f15f837b6e07f099baf4dcd94
clang-p2996/llvm/test/CodeGen/AArch64/GlobalISel
History
Jessica Paquette 1514f3b2c8 [AArch64][GlobalISel] Don't perform the mul const combine with G_PTR_ADD 
A G_MUL + G_PTR_ADD can also be folded into a madd. So, conservatively, we
shouldn't combine when the G_MUL is used by a G_PTR_ADD either.

Differential Revision: https://reviews.llvm.org/D96457
2021-02-10 15:30:45 -08:00
..
arm64-callingconv-ios.ll
[AArch64] Provide Darwin variants of most calling conventions
2020-05-20 16:03:48 -07:00
arm64-callingconv.ll
…
arm64-fallback.ll
[AArch64][GlobalISel] Add support for FCONSTANT of FP128 type
2021-01-13 10:46:10 -05:00
arm64-irtranslator-fmuladd.ll
…
arm64-irtranslator-gep.ll
…
arm64-irtranslator-stackprotect.ll
…
arm64-irtranslator-switch.ll
[AArch64][GlobalISel] Support the 'returned' parameter attribute.
2021-02-08 12:47:39 -08:00
arm64-irtranslator.ll
[GlobalISel][IRTranslator] Ignore the llvm.experimental.noalias.scope.decl intrinsic.
2021-01-26 13:04:11 -08:00
arm64-regbankselect.mir
GlobalISel: Verify G_BITCAST changes the type
2020-07-08 17:16:27 -04:00
artifact-combine-unmerge.mir
…
builtin-return-address-pacret.ll
Reapply "RegAllocFast: Rewrite and improve"
2020-09-30 10:35:25 -04:00
call-lowering-const-bitcast-func.ll
…
call-lowering-i128-on-stack.ll
…
call-lowering-i256-crash.ll
…
call-lowering-zeroext.ll
[AArch64][GlobalISel] Emit G_ASSERT_ZEXT in assignValueToAddress for ZExt params
2021-02-03 16:06:05 -08:00
call-translator-cse.ll
…
call-translator-ios.ll
…
call-translator-musttail.ll
…
call-translator-tail-call-sret.ll
OpaquePtr: Bulk update tests to use typed sret
2020-11-20 17:58:26 -05:00
call-translator-tail-call-weak.ll
[NFC] Removed unused prefixes in llvm/test/CodeGen/AArch64
2020-12-09 12:47:51 -08:00
call-translator-tail-call.ll
OpaquePtr: Bulk update tests to use typed byval
2020-11-20 14:00:46 -05:00
call-translator-variadic-musttail.ll
[AArch64][GlobalISel] Select G_ADD_LOW into a MOVaddr pseudo.
2020-06-09 16:47:58 -07:00
call-translator.ll
[GlobalISel][CallLowering] Look through call parameters for flags
2020-08-18 08:48:56 -07:00
combine-anyext-crash.mir
…
combine-copy.mir
…
combine-ext-debugloc.mir
[AArch64][GlobalISel] Split G_GLOBAL_VALUE into ADRP + G_ADD_LOW and optimize.
2020-06-01 16:00:56 -07:00
combine-ext.mir
GlobalISel: Add combines for extend operations
2020-09-01 08:50:06 -07:00
combine-fabs.mir
[GISel] Add new combines for unary FP instrs with constant operand
2020-09-16 10:34:15 -07:00
combine-fconstant.mir
…
combine-flog2.mir
[GISel] Add new combines for unary FP instrs with constant operand
2020-09-16 10:34:15 -07:00
combine-fneg.mir
[GISel] Add new combines for unary FP instrs with constant operand
2020-09-16 10:34:15 -07:00
combine-fptrunc.mir
[GISel] Add new combines for unary FP instrs with constant operand
2020-09-16 10:34:15 -07:00
combine-fsqrt.mir
[GISel] Add new combines for unary FP instrs with constant operand
2020-09-16 10:34:15 -07:00
combine-insert-vec-elt.mir
[GISel]: Few InsertVecElt combines
2020-10-28 12:27:07 -07:00
combine-inttoptr-ptrtoint.mir
[GISel] Add combiners for G_INTTOPTR and G_PTRTOINT
2020-07-31 10:13:36 -07:00
combine-mul-to-shl.mir
…
combine-mul.mir
[GISel] Add new GISel combiners for G_MUL
2020-09-15 16:08:47 -07:00
combine-ptradd-int2ptr.mir
[GISel] Add combine for constant G_PTR_ADD offsets.
2020-10-13 17:26:12 -07:00
combine-ptrtoint.mir
[GISel] Add combiners for G_INTTOPTR and G_PTRTOINT
2020-07-31 10:13:36 -07:00
combine-select.mir
[GISel] Add new GISel combiners for G_SELECT
2020-08-27 09:40:15 -07:00
combine-sext-debugloc.mir
[GlobalISel] Assign the correct location when combining G_SEXT.
2020-05-12 15:32:18 -07:00
combine-sext-trunc-sextload.mir
[GlobalISel] Enable copy-propagation in post-legalizer combiner.
2020-08-15 13:44:30 -07:00
combine-shift-immed-mismatch-crash.mir
[AArch64][GlobalISel] Enable CSE for the prelegalizer combiner.
2021-01-28 16:38:49 -08:00
combine-shl.mir
GlobalISel: Combine op undef, x to 0
2020-09-08 09:46:38 -07:00
combine-trunc.mir
GlobalISel: Fix truncating shift amount in trunc (shl) combine
2020-09-23 09:07:50 -04:00
combine-unmerge.mir
[GlobalISel] Add a X, Y = G_UNMERGE(G_ZEXT Z) -> X = G_ZEXT Z; Y = 0 combine
2020-09-14 17:27:23 -07:00
combiner-load-store-indexing.ll
…
constant-dbg-loc.ll
…
constant-mir-debugify.mir
[Debugify] Support checking Machine IR debug info
2020-12-16 22:17:25 -08:00
contract-store.mir
…
darwin-tls-call-clobber.ll
Reapply "RegAllocFast: Rewrite and improve"
2020-09-30 10:35:25 -04:00
debug-cpp.ll
…
debug-insts.ll
[GlobalISel][test] Add REQUIRES: asserts after D76934
2020-06-11 13:50:56 -07:00
dynamic-alloca-lifetime.ll
…
dynamic-alloca.ll
…
fallback-nofastisel.ll
…
fconstant-dbg-loc.ll
[GlobalISel] Remove debug locations when emitting G_FCONSTANT.
2020-05-11 16:25:03 -07:00
fold-brcond-fcmp.mir
[GlobalISel][AArch64] Don't emit cset for G_FCMPs feeding into G_BRCONDs
2020-10-01 15:34:16 -07:00
fold-fp-select.mir
[AArch64][GlobalISel] Don't use explicit zero registers for compare results.
2020-10-14 16:49:33 -07:00
fold-select.mir
[AArch64][GlobalISel] Move imm adjustment for G_ICMP to post-legalizer lowering
2020-10-22 15:27:36 -07:00
fp16-copy-gpr.mir
…
fp128-legalize-crash-pr35690.mir
…
freeze.ll
[AArch64][GlobalISel] Add legalizer & selector support for G_FREEZE.
2020-05-18 16:25:33 -07:00
gisel-abort.ll
…
gisel-commandline-option-fastisel.ll
…
gisel-commandline-option.ll
[AArch64][GlobalISel] Enable CSE for the prelegalizer combiner.
2021-01-28 16:38:49 -08:00
gisel-fail-intermediate-legalizer.ll
…
huge-switch.ll
GlobalISel: check type size before getZExtValue()ing it.
2021-02-01 12:43:33 +00:00
inline-asm.ll
…
inline-memcpy.mir
[CodeGen] Try to make the print of memory operand alignment a little more user friendly.
2021-01-11 19:58:47 -08:00
inline-memmove.mir
GlobalISel: Add generic instructions for memory intrinsics
2020-08-26 20:08:45 -04:00
inline-memset.mir
GlobalISel: Add generic instructions for memory intrinsics
2020-08-26 20:08:45 -04:00
inline-small-memcpy.mir
GlobalISel: Add generic instructions for memory intrinsics
2020-08-26 20:08:45 -04:00
integration-shuffle-vector.ll
[AArch64] Provide Darwin variants of most calling conventions
2020-05-20 16:03:48 -07:00
irtranslator-atomic-metadata.ll
…
irtranslator-bitcast.ll
…
irtranslator-block-order.ll
…
irtranslator-condbr-lower-tree.ll
[CodeGen] recognize select form of and/ors when splitting branch conditions
2021-01-01 04:46:10 +09:00
irtranslator-convert-fp16-intrinsics.ll
GlobalISel: Translate llvm.convert.{to|from}.fp16 intrinsics
2020-07-28 11:46:05 -04:00
irtranslator-dilocation.ll
…
irtranslator-duplicate-types-param.ll
…
irtranslator-exceptions.ll
[GlobalISel][IRTranslator] Support PHI instructions in landingpad blocks
2020-08-20 10:49:31 +02:00
irtranslator-extends.ll
…
irtranslator-extract-used-by-dbg.ll
[[GlobalISel][IRTranslator] Fix a crash when the use of an extractvalue is a non-dominated metadata use.
2020-12-12 14:58:54 -08:00
irtranslator-fixed-point-intrinsics.ll
GlobalISel: Define mulfix/divfix opcodes
2020-07-24 20:02:20 -04:00
irtranslator-fp-min-max-intrinsics.ll
…
irtranslator-indirect-br-repeated-block.ll
[GlobalISel] Don't add duplicate successors to MBBs when translating indirectbr
2020-05-08 13:40:02 -07:00
irtranslator-inline-asm.ll
[GlobalISel][InlineAsm] Fix matching input constraint to physreg
2020-08-06 14:35:51 +02:00
irtranslator-invoke-probabilities.ll
[CodeGen] Add "noreturn" attirbute to _Unwind_Resume
2020-12-24 18:14:18 +07:00
irtranslator-load-metadata.ll
…
irtranslator-localescape.ll
GlobalISel: Handle llvm.localescape
2020-08-04 15:19:02 -04:00
irtranslator-max-address-space.ll
…
irtranslator-memfunc-undef.ll
…
irtranslator-no-op-intrinsics.ll
Try to fix buildbots after d3205bbca3
2020-10-26 11:49:21 +01:00
irtranslator-reductions.ll
[GlobalISel] Add translation support for vector reduction intrinsics.
2020-10-16 10:17:53 -07:00
irtranslator-split-vector-arg.ll
…
irtranslator-stack-evt-bug47619.ll
AArch64/GlobalISel: Narrow stack passed argument access size
2020-09-25 13:35:17 -04:00
irtranslator-stackprotect-check.ll
…
irtranslator-store-metadata.ll
…
irtranslator-switch-bittest.ll
[GlobalISel] Enable usage of BranchProbabilityInfo in IRTranslator.
2020-09-09 14:31:12 -07:00
irtranslator-tbaa.ll
…
irtranslator-volatile-load-pr36018.ll
…
irtranslator-weird-alloca-size.ll
…
labels-are-not-dead.mir
GlobalISel: Handle llvm.localescape
2020-08-04 15:19:02 -04:00
legalize-abs.mir
[GlobalISel] Add lowering support for G_ABS and use for AArch64.
2020-09-18 16:17:18 -07:00
legalize-add.mir
[Test][AArch64] Move overflow add/sub tests to their own file. NFC
2021-01-25 22:02:31 -05:00
legalize-and.mir
…
legalize-atomicrmw.mir
…
legalize-blockaddress.mir
[AArch64][test] Add explicit dso_local to definitions in ELF static relocation model tests
2020-12-30 15:03:06 -08:00
legalize-bswap.mir
…
legalize-build-vector.mir
[AArch64][GlobalISel] Make <8 x s8> of G_BUILD_VECTOR legal.
2020-09-18 10:32:33 -07:00
legalize-ceil.mir
…
legalize-cmp.mir
…
legalize-cmpxchg-with-success.mir
…
legalize-cmpxchg.mir
…
legalize-combines.mir
…
legalize-concat-vectors.mir
…
legalize-constant.mir
[AArch64][GlobalISel] Split G_GLOBAL_VALUE into ADRP + G_ADD_LOW and optimize.
2020-06-01 16:00:56 -07:00
legalize-cos.mir
…
legalize-div.mir
[AArch64][GlobalISel] Make G_SEXT_INREG legal and add selection support.
2020-06-19 13:20:41 -07:00
legalize-dyn-alloca.mir
…
legalize-exceptions.ll
…
legalize-exp.mir
…
legalize-ext-cse.mir
…
legalize-ext-csedebug-output.mir
GlobalISel: Do not set observer of MachineIRBuilder in LegalizerHelper
2021-01-13 10:44:31 -05:00
legalize-ext.mir
[AArch64][GlobalISel] Make G_SEXT_INREG legal and add selection support.
2020-06-19 13:20:41 -07:00
legalize-extload.mir
…
legalize-extract-vector-elt.mir
[GlobalISel] Add sext(constant) -> constant artifact combine.
2021-02-03 14:10:08 -08:00
legalize-extracts.mir
…
legalize-fcmp.mir
…
legalize-fexp2.mir
…
legalize-fma.mir
…
legalize-fp16-fconstant.mir
[AArch64][GlobalISel] Mark G_FCONSTANT as legal when there is full fp16 support
2020-11-11 13:25:11 -08:00
legalize-fp128-fconstant.mir
[AArch64][GlobalISel] Add support for FCONSTANT of FP128 type
2021-01-13 10:46:10 -05:00
legalize-fp-arith.mir
[AArch64][GlobalISel] Clamp oversize FP arithmetic vectors.
2020-09-30 18:03:37 -07:00
legalize-fpext.mir
[AArch64][GlobalISel] Allow vector store legalization into 128-bit-wide types
2021-01-27 14:46:44 -08:00
legalize-fptoi.mir
…
legalize-fptrunc.mir
[AArch64][GlobalISel] Allow vector store legalization into 128-bit-wide types
2021-01-27 14:46:44 -08:00
legalize-freeze.mir
[AArch64][GlobalISel] Add some more legal types for G_PHI, G_IMPLICIT_DEF, G_FREEZE.
2020-09-30 17:25:33 -07:00
legalize-frint.mir
…
legalize-global-pic.mir
[test] Split some tests which test both static and pic relocation models
2020-12-04 18:11:35 -08:00
legalize-global.mir
[test] Split some tests which test both static and pic relocation models
2020-12-04 18:11:35 -08:00
legalize-ignore-hint.mir
[GlobalISel] Add G_ASSERT_ZEXT
2021-01-28 13:58:37 -08:00
legalize-ignore-non-generic.mir
…
legalize-insert-vector-elt.mir
[AArch64][GlobalISel] Make <8 x s16> for G_INSERT_VECTOR_ELT legal.
2020-09-25 01:59:16 -07:00
legalize-inserts.mir
…
legalize-intrinsic-round.mir
…
legalize-intrinsic-trunc.mir
…
legalize-inttoptr-xfail-1.mir
…
legalize-inttoptr-xfail-2.mir
…
legalize-itofp.mir
GlobalISel: Handle arbitrary FewerElementsVector for G_IMPLICIT_DEF
2020-08-03 09:14:08 -04:00
legalize-load-store-fewerElts.mir
…
legalize-load-store-vector-of-ptr-debugloc.mir
[AArch64][GlobalISel] Add more specific debug info tests for 613f12dd8e.
2020-07-09 17:13:16 -07:00
legalize-load-store-vector-of-ptr.mir
…
legalize-load-store.mir
[AArch64][GlobalISel] Allow vector load legalization into 128-bit-wide types
2021-02-09 13:35:59 -08:00
legalize-load-trunc.mir
…
legalize-log2.mir
…
legalize-log10.mir
…
legalize-log.mir
…
legalize-lrint.mir
[AArch64][GlobalISel] Add legalization & selection support for G_INTRINSIC_LRINT.
2020-07-30 16:14:56 -07:00
legalize-memcpy-et-al.mir
GlobalISel: Add generic instructions for memory intrinsics
2020-08-26 20:08:45 -04:00
legalize-memcpy-with-debug-info.mir
GlobalISel: Add generic instructions for memory intrinsics
2020-08-26 20:08:45 -04:00
legalize-memlib-debug-loc.mir
GlobalISel: Add generic instructions for memory intrinsics
2020-08-26 20:08:45 -04:00
legalize-merge-values.mir
[AArch64][GlobalISel] Promote scalar G_SHL constant shift amounts to s64.
2020-09-27 01:53:26 -07:00
legalize-mul.mir
[GlobalISel] Fix multiply with overflow intrinsics legalization generating invalid MIR.
2020-09-29 18:40:58 -07:00
legalize-nearbyint.mir
…
legalize-non-pow2-load-store.mir
[CodeGen] Try to make the print of memory operand alignment a little more user friendly.
2021-01-11 19:58:47 -08:00
legalize-or.mir
…
legalize-phi-insertpt-decrement.mir
Reland "[MachineDebugify] Insert synthetic DBG_VALUE instructions"
2020-12-14 22:34:23 -05:00
legalize-phi.mir
[AArch64][GlobalISel] Add some more legal types for G_PHI, G_IMPLICIT_DEF, G_FREEZE.
2020-09-30 17:25:33 -07:00
legalize-pow.mir
[AArch64] Fix GlobalISel tests on non-darwin platforms
2020-05-20 16:26:58 -07:00
legalize-property.mir
…
legalize-ptr-add.mir
[AArch64][GlobalISel] Make G_SEXT_INREG legal and add selection support.
2020-06-19 13:20:41 -07:00
legalize-reduce-add.mir
[AArch64][GlobalISel] Add basic legalizer rules for supported add/fadd reductions.
2020-10-16 10:35:46 -07:00
legalize-reduce-fadd.mir
[AArch64][GlobalISel] Add basic legalizer rules for supported add/fadd reductions.
2020-10-16 10:35:46 -07:00
legalize-rem.mir
[AArch64][GlobalISel] Make G_SEXT_INREG legal and add selection support.
2020-06-19 13:20:41 -07:00
legalize-s128-div.mir
[AArch64] Provide Darwin variants of most calling conventions
2020-05-20 16:03:48 -07:00
legalize-sadde.mir
[GlobalISel] Implement widenScalar for carry-in add/sub
2021-01-28 17:06:24 -05:00
legalize-saddo.mir
[Test][AArch64] Use named vregs in overflow legalization tests. NFC
2021-01-27 04:40:49 -05:00
legalize-select.mir
[AArch64][GlobalISel] Fix crash during legalization of a vector G_SELECT with scalar mask.
2020-11-30 16:37:49 -08:00
legalize-sext-128.ll
…
legalize-sext-128.mir
…
legalize-sext-copy.mir
…
legalize-sext-zext-128.mir
…
legalize-sext.mir
[AArch64][GlobalISel] Make G_SEXT_INREG legal and add selection support.
2020-06-19 13:20:41 -07:00
legalize-sextload.mir
…
legalize-shift-imm-promote-dloc.mir
[AArch64][GlobalISel] Add more specific debug info tests for 613f12dd8e.
2020-07-09 17:13:16 -07:00
legalize-shift.mir
[AArch64][GlobalISel] Make <8 x s8> shifts legal and add selection support.
2020-10-01 14:21:18 -07:00
legalize-shuffle-vector.mir
[AArch64][GlobalISel] Make <2 x p0> of G_SHUFFLE_VECTOR legal.
2020-11-23 22:59:35 -08:00
legalize-simple.mir
GlobalISel: Verify G_BITCAST changes the type
2020-07-08 17:16:27 -04:00
legalize-sin.mir
…
legalize-sqrt.mir
…
legalize-ssube.mir
[GlobalISel] Implement widenScalar for carry-in add/sub
2021-01-28 17:06:24 -05:00
legalize-ssubo.mir
[Test][AArch64] Use named vregs in overflow legalization tests. NFC
2021-01-27 04:40:49 -05:00
legalize-sub.mir
[Test][AArch64] Move overflow add/sub tests to their own file. NFC
2021-01-25 22:02:31 -05:00
legalize-uadde.mir
[GlobalISel] Implement widenScalar for carry-in add/sub
2021-01-28 17:06:24 -05:00
legalize-uaddo.mir
[Test][AArch64] Use named vregs in overflow legalization tests. NFC
2021-01-27 04:40:49 -05:00
legalize-undef.mir
GlobalISel: Handle arbitrary FewerElementsVector for G_IMPLICIT_DEF
2020-08-03 09:14:08 -04:00
legalize-unmerge-values.mir
[AArch64][GlobalISel] Use the look-through constant helper for the shift s32->s64 custom legalization.
2020-09-27 01:25:03 -07:00
legalize-usube.mir
[GlobalISel] Implement widenScalar for carry-in add/sub
2021-01-28 17:06:24 -05:00
legalize-usubo.mir
[Test][AArch64] Use named vregs in overflow legalization tests. NFC
2021-01-27 04:40:49 -05:00
legalize-vaarg.mir
[AArch64][GlobalISel] Add more specific debug info tests for 613f12dd8e.
2020-07-09 17:13:16 -07:00
legalize-vector-cmp.mir
[AArch64][GlobalISel] Alias rules for G_FCMP to G_ICMP.
2020-10-01 15:20:09 -07:00
legalize-vector-shift.mir
…
legalize-xor.mir
…
legalize-zextload.mir
…
legalizer-combiner-zext-trunc-crash.mir
…
legalizer-combiner.mir
…
legalizer-info-validation.mir
[AArch64][GlobalISel] Make G_SADDE and G_SSUBE legal
2021-01-27 04:36:17 -05:00
load-addressing-modes.mir
[AArch64][GlobalISel] Perform load/store extended reg folding with optsize
2021-02-10 14:42:25 -08:00
load-wro-addressing-modes.mir
[AArch64][GlobalISel] Look through a G_ZEXT when trying to match shift-extended register offsets.
2020-11-16 10:50:46 -08:00
localizer-arm64-tti.ll
…
localizer-in-O0-pipeline.mir
…
localizer.mir
[GlobalISel][Localizer] Don't localize phi operands which are used more than once in the phi.
2021-01-25 17:48:04 -08:00
machine-cse-mid-pipeline.mir
…
memcpy_chk_no_tail.ll
…
no-neon-no-fp.ll
…
no-regclass.mir
…
non-pow-2-extload-combine.mir
…
observer-change-crash.mir
…
opt-and-tbnz-tbz.mir
[AArch64][GlobalISel] Select Bcc when it's better than TB(N)Z
2020-12-01 15:45:14 -08:00
opt-fold-and-tbz-tbnz.mir
…
opt-fold-compare.mir
[AArch64][GlobalISel] Don't explicitly write to the zero register in emitCMN
2020-12-08 10:42:05 -08:00
opt-fold-ext-tbz-tbnz.mir
[AArch64][GlobalISel] Narrow 128-bit regs to 64-bit regs in emitTestBit
2020-12-07 15:04:33 -08:00
opt-fold-shift-tbz-tbnz.mir
…
opt-fold-trunc-tbz-tbnz.mir
…
opt-fold-xor-tbz-tbnz.mir
…
opt-shifted-reg-compare.mir
[AArch64][GlobalISel] Don't use explicit zero registers for compare results.
2020-10-14 16:49:33 -07:00
phi-mir-debugify.mir
[Debugify] Support checking Machine IR debug info
2020-12-16 22:17:25 -08:00
postlegalizer-combiner-and-trivial-mask.mir
[GlobalISel] Implement computeKnownBits for G_ASSERT_ZEXT
2021-01-28 16:34:34 -08:00
postlegalizer-combiner-copy-prop.mir
[GlobalISel] Enable copy-propagation in post-legalizer combiner.
2020-08-15 13:44:30 -07:00
postlegalizer-combiner-store-undef.mir
[AArch64][GlobalISel] Add a post-legalizer combiner with a very simple combine.
2020-05-21 18:47:32 -07:00
postlegalizer-lowering-adjust-icmp-imm.mir
[AArch64][GlobalISel] Move imm adjustment for G_ICMP to post-legalizer lowering
2020-10-22 15:27:36 -07:00
postlegalizer-lowering-ext.mir
[AArch64][GlobalISel] Split post-legalizer combiner to allow for lowering at -O0
2020-10-22 14:43:25 -07:00
postlegalizer-lowering-rev.mir
[AArch64][GlobalISel] Split post-legalizer combiner to allow for lowering at -O0
2020-10-22 14:43:25 -07:00
postlegalizer-lowering-shuffle-duplane.mir
[AArch64][GlobalISel] Add AArch64::G_DUPLANE[X] opcodes for lane duplicates.
2020-11-05 11:18:11 -08:00
postlegalizer-lowering-shuffle-splat.mir
[AArch64][GlobalISel] Split post-legalizer combiner to allow for lowering at -O0
2020-10-22 14:43:25 -07:00
postlegalizer-lowering-trn.mir
[AArch64][GlobalISel] Split post-legalizer combiner to allow for lowering at -O0
2020-10-22 14:43:25 -07:00
postlegalizer-lowering-uzp.mir
[AArch64][GlobalISel] Split post-legalizer combiner to allow for lowering at -O0
2020-10-22 14:43:25 -07:00
postlegalizer-lowering-vashr-vlshr.mir
[AArch64][GlobalISel] Split post-legalizer combiner to allow for lowering at -O0
2020-10-22 14:43:25 -07:00
postlegalizer-lowering-zip.mir
[AArch64][GlobalISel] Split post-legalizer combiner to allow for lowering at -O0
2020-10-22 14:43:25 -07:00
postlegalizercombiner-extending-loads.mir
[AArch64][GlobalISel] Enable extending loads combines post-legalization.
2020-05-28 22:48:20 -07:00
postlegalizercombiner-extractvec-faddp.mir
[AArch64][GlobalISel] Add combine for G_EXTRACT_VECTOR_ELT to allow selection of pairwise FADD.
2020-11-03 17:25:14 -08:00
postlegalizercombiner-hoist-same-hands.mir
[GlobalISel] Combine (logic_op (op x...), (op y...)) -> (op (logic_op x, y))
2020-08-11 10:40:06 -07:00
postlegalizercombiner-mulpow2.mir
[AArch64][GlobalISel] Don't perform the mul const combine with G_PTR_ADD
2021-02-10 15:30:45 -08:00
postselectopt-dead-cc-defs-in-fcmp.mir
[AArch64][GlobalISel] Introduce a new post-isel optimization pass.
2020-10-23 10:18:36 -07:00
prelegalizer-combiner-load-or-pattern-align.mir
[GlobalISel] Combine (a[0]) | (a[1] << k1) | ...| (a[m] << kn) into a wide load
2021-01-19 10:24:27 -08:00
prelegalizer-combiner-load-or-pattern.mir
[GlobalISel] Combine (a[0]) | (a[1] << k1) | ...| (a[m] << kn) into a wide load
2021-01-19 10:24:27 -08:00
prelegalizercombiner-ashr-shl-to-sext-inreg.mir
[GlobalISel] Add a combine for ashr(shl x, c), c --> sext_inreg x, c'
2020-08-18 10:42:15 -07:00
prelegalizercombiner-binop-same-val.mir
…
prelegalizercombiner-br.mir
[GlobalISel] Check if branches use the same MBB in matchOptBrCondByInvertingCond
2021-02-02 15:38:48 -08:00
prelegalizercombiner-concat-vectors.mir
[GISel]: Few InsertVecElt combines
2020-10-28 12:27:07 -07:00
prelegalizercombiner-copy-prop-disabled.mir
[gicombiner] Allow disable-rule option to disable all-except-...
2020-06-16 16:57:16 -07:00
prelegalizercombiner-extending-loads-cornercases.mir
…
prelegalizercombiner-extending-loads-s1.mir
GlobalISel: Add combines for extend operations
2020-09-01 08:50:06 -07:00
prelegalizercombiner-extending-loads.mir
…
prelegalizercombiner-hoist-same-hands.mir
[GlobalISel] Combine (logic_op (op x...), (op y...)) -> (op (logic_op x, y))
2020-08-11 10:40:06 -07:00
prelegalizercombiner-icmp-redundant-trunc.mir
[AArch64][GlobalISel] Add a combine to fold away truncate in: G_ICMP EQ/NE (G_TRUNC(v), 0)
2021-01-28 16:29:14 -08:00
prelegalizercombiner-invert-cmp.mir
[GlobalISel] Extend not_cmp_fold to work on conditional expressions
2020-09-07 09:31:08 +01:00
prelegalizercombiner-not-really-equiv-insts.mir
[GlobalISel] Don't combine instructions which are fed by memory instructions.
2020-05-27 12:48:58 -07:00
prelegalizercombiner-ptradd-chain.mir
…
prelegalizercombiner-select.mir
Recommit "[GlobalISel] Walk through hints in getDefIgnoringCopies et al"
2021-01-28 14:43:00 -08:00
prelegalizercombiner-sextload-from-sextinreg.mir
[GlobalISel] Add a combine for sext_inreg(load x), c --> sextload x
2020-08-18 10:42:15 -07:00
prelegalizercombiner-shuffle-vector.mir
…
prelegalizercombiner-simplify-add.mir
[GlobalISel] Simplify G_ADD when it has (0-X) on the LHS or RHS
2020-06-15 09:43:24 -07:00
prelegalizercombiner-trivial-arith.mir
[GlobalISel] Look through extends etc in CombinerHelper::matchConstantOp
2020-06-15 16:34:25 -07:00
prelegalizercombiner-undef.mir
…
prelegalizercombiner-xor-of-and-with-same-reg.mir
[GlobalISel] Combine (xor (and x, y), y) -> (and (not x), y)
2020-09-28 10:08:14 -07:00
preselect-process-phis.mir
[AArch64][GlobalISel] Don't use explicit zero registers for compare results.
2020-10-14 16:49:33 -07:00
reg-bank-128bit.mir
…
regbank-assert-zext.mir
[GlobalISel] Implement regbankselect for G_ASSERT_ZEXT
2021-01-28 16:56:14 -08:00
regbank-ceil.ll
…
regbank-dup.mir
[AArch64][GlobalISel] Move dup optimization into post-legalizer combiner
2020-06-05 17:46:28 -07:00
regbank-extract-vector-elt.mir
[AArch64][GlobalISel] Widen G_EXTRACT_VECTOR_ELT element types if < 8b.
2020-09-17 11:50:33 -07:00
regbank-extract.mir
…
regbank-fma.mir
…
regbank-fp-use-def.mir
[AArch64][GlobalISel] Assign FPR banks to loads which are used by integer->float conversions.
2021-01-14 16:33:34 -08:00
regbank-inlineasm.mir
[GlobalISel][InlineAsm] Add support for basic output operand constraints
2020-05-06 10:06:13 +02:00
regbank-insert-vector-elt.mir
…
regbank-intrinsic-round.mir
…
regbank-intrinsic-trunc.mir
…
regbank-nearbyint.mir
…
regbank-select.mir
…
regbank-shift-imm-64.mir
…
regbank-trunc-s128.mir
…
regbankselect-build-vector.mir
[AArch64][GlobalISel] If a G_BUILD_VECTOR operands are all G_CONSTANT then assign to gpr bank.
2020-09-25 18:27:57 -07:00
regbankselect-dbg-value.mir
…
regbankselect-default.mir
[AArch64][GlobalISel] Handle rtcGPR64RegClassID in AArch64RegisterBankInfo::getRegBankFromRegClass()
2020-08-19 12:52:30 -07:00
regbankselect-reductions.mir
[AArch64][GlobalISel] Regbankselect reductions to use FPR bank for scalars.
2020-10-16 10:42:15 -07:00
regbankselect-reg_sequence.mir
…
regbankselect-unmerge-vec.mir
…
ret-1x-vec.ll
…
ret-vec-promote.ll
…
retry-artifact-combine.mir
…
select-arith-extended-reg.mir
…
select-arith-shifted-reg.mir
…
select-atomic-load-store.mir
…
select-atomicrmw.mir
…
select-binop.mir
[AArch64][GlobalISel] Add tests for pre-existing selection support for <4 x s16> arithmetic/bitwise ops.
2020-09-18 17:13:55 -07:00
select-bitcast-bigendian.mir
…
select-bitcast.mir
GlobalISel: Verify G_BITCAST changes the type
2020-07-08 17:16:27 -04:00
select-blockaddress.mir
[AArch64][test] Add explicit dso_local to definitions in ELF static relocation model tests
2020-12-30 15:03:06 -08:00
select-br.mir
…
select-brcond-of-binop.mir
[AArch64][GlobalISel] Use emitTestBit in selection for G_BRCOND
2020-10-01 15:33:34 -07:00
select-bswap.mir
…
select-build-vector.mir
[AArch64][GlobalISel] Select all-zero G_BUILD_VECTOR into a zero mov.
2020-09-30 23:53:38 -07:00
select-cbz.mir
[AArch64][GlobalISel] Move imm adjustment for G_ICMP to post-legalizer lowering
2020-10-22 15:27:36 -07:00
select-ceil.mir
…
select-cmp.mir
[AArch64][GlobalISel] Fold G_ADD into the cset for G_ICMP
2021-02-10 13:28:01 -08:00
select-cmpxchg.mir
…
select-concat-vectors.mir
…
select-const-vector.mir
[AArch64][GlobalISel] Improve codegen for some constant vectors by using constant pool loads.
2020-06-23 19:23:47 -07:00
select-constant.mir
[GlobalISel] Rewrite the elide-br-by-swapping-icmp-ops combine to do less.
2020-09-09 13:08:16 -07:00
select-ctlz.mir
…
select-dbg-value.mir
…
select-dup.mir
[AArch64][GlobalISel] Add pre-isel lowering to convert p0 G_DUPs to use s64.
2020-11-23 22:59:35 -08:00
select-ext.mir
[AArch64][GlobalISel] Add G_EXT and select ext using it
2020-06-15 12:20:59 -07:00
select-extload.mir
…
select-extract-vector-elt.mir
[AArch64][GlobalISel] Make G_EXTRACT_VECTOR_ELT of <2 x p0> legal.
2020-11-20 14:07:45 -08:00
select-extract.mir
…
select-fabs.mir
…
select-faddp.mir
[AArch64][GlobalISel] Add combine for G_EXTRACT_VECTOR_ELT to allow selection of pairwise FADD.
2020-11-03 17:25:14 -08:00
select-fcmp.mir
AArch64: fix regression introduced by fcmp immediate selection.
2021-01-15 22:53:25 -08:00
select-floor.mir
…
select-fma.mir
…
select-fp16-fconstant.mir
[AArch64][GlobalISel] Mark G_FCONSTANT as legal when there is full fp16 support
2020-11-11 13:25:11 -08:00
select-fp-casts.mir
[AArch64][GlobalISel] Fix fallbacks introduced for G_SITOFP in 8f283cafdd
2021-01-15 01:10:49 -08:00
select-frameaddr.ll
…
select-frint-nofp16.mir
…
select-frint.mir
…
select-gv-cmodel-large.mir
[AArch64][test] Add explicit dso_local to definitions in ELF static relocation model tests
2020-12-30 15:03:06 -08:00
select-gv-cmodel-tiny.mir
[AArch64][test] Add explicit dso_local to definitions in ELF static relocation model tests
2020-12-30 15:03:06 -08:00
select-hint.mir
[GlobalISel] Make sure G_ASSERT_ZEXT's src ends up with the same rc as dst
2021-02-01 09:46:35 -08:00
select-imm.mir
[AArch64][GlobalISel] Emit constant pool loads for 64 bit fp immediates.
2020-06-15 20:53:09 -07:00
select-implicit-def.mir
…
select-insert-extract.mir
…
select-insert-vector-elt.mir
Revert "Revert "[AArch64][GlobalISel] Add selection support for <8 x s16> G_INSERT_VECTOR_ELT with GPR scalar.""
2020-09-28 13:44:51 -07:00
select-int-ext.mir
…
select-int-ptr-casts.mir
…
select-intrinsic-aarch64-hint.mir
…
select-intrinsic-aarch64-sdiv.mir
…
select-intrinsic-crypto-aesmc.mir
…
select-intrinsic-round.mir
…
select-intrinsic-trunc.mir
…
select-jump-table-brjt-constrain.mir
[AArch64][GlobalISel] Don't use explicit zero registers for compare results.
2020-10-14 16:49:33 -07:00
select-jump-table-brjt.mir
[AArch64][GlobalISel] Don't use explicit zero registers for compare results.
2020-10-14 16:49:33 -07:00
select-ldaxr-intrin.mir
…
select-ldxr-intrin.mir
…
select-load-store-vector-of-ptr.mir
…
select-load.mir
…
select-logical-imm.mir
…
select-logical-shifted-reg.mir
…
select-mul.mir
…
select-muladd.mir
…
select-nearbyint.mir
…
select-neon-vcvtfxu2fp.mir
…
select-phi.mir
…
select-pr32733.mir
…
select-property.mir
…
select-ptr-add.mir
[AArch64][GlobalISel] Optimize G_PTR_ADD with a negated offset to be a G_SUB.
2020-11-11 22:46:53 -08:00
select-reduce-add.mir
[AArch64][GlobalISel] Add selection support for v2s32 and v2s64 reductions for FADD/ADD.
2020-10-16 11:41:57 -07:00
select-reduce-fadd.mir
[AArch64][GlobalISel] Add selection support for v2s32 and v2s64 reductions for FADD/ADD.
2020-10-16 11:41:57 -07:00
select-redundant-zext-of-load.mir
…
select-redundant-zext.mir
GlobalISel: Verify G_BITCAST changes the type
2020-07-08 17:16:27 -04:00
select-returnaddr.ll
[AArch64][GlobalISel] Implement __builtin_return_address for PAC-RET
2020-09-24 18:04:37 +01:00
select-returnaddress-liveins.mir
[AArch64][GlobalISel] Implement __builtin_return_address for PAC-RET
2020-09-24 18:04:37 +01:00
select-rev.mir
[AArch64][GlobalISel] Set hasSideEffects = 0 on custom shuffle opcodes
2020-06-12 09:39:46 -07:00
select-saddo.mir
Recommit "[AArch64][GlobalISel] Make G_USUBO legal and select it."
2021-01-22 17:29:54 -08:00
select-scalar-merge.mir
…
select-scalar-shift-imm.mir
…
select-select.mir
[AArch64][GlobalISel] Fold selects fed by G_PTR_ADD
2021-02-10 00:03:13 -08:00
select-sextload.mir
…
select-shuffle-vector.mir
[AArch64][GlobalISel] Selection support for vector DUP[X]lane instructions.
2020-07-29 11:41:37 -07:00
select-shufflevec-undef-mask-elt.mir
…
select-sqrt.mir
…
select-ssubo.mir
Recommit "[AArch64][GlobalISel] Make G_USUBO legal and select it."
2021-01-22 17:29:54 -08:00
select-static.mir
[AArch64][test] Add explicit dso_local to definitions in ELF static relocation model tests
2020-12-30 15:03:06 -08:00
select-stlxr-intrin.mir
…
select-store.mir
[AArch64][GlobalISel] Change store value type from p0 -> s64 to import patterns
2021-02-03 16:19:16 -08:00
select-stx.mir
…
select-trap.mir
…
select-trn.mir
[AArch64][GlobalISel] Set hasSideEffects = 0 on custom shuffle opcodes
2020-06-12 09:39:46 -07:00
select-trunc.mir
…
select-uaddo.mir
[AArch64][GlobalISel] Select arith extended add/sub in manual selection code
2020-11-11 09:26:03 -08:00
select-unmerge.mir
…
select-usubo.mir
Recommit "[AArch64][GlobalISel] Make G_USUBO legal and select it."
2021-01-22 17:29:54 -08:00
select-uzp.mir
[AArch64][GlobalISel] Select uzp1 and uzp2
2020-06-03 15:09:41 -07:00
select-vector-icmp.mir
[AArch64][GlobalISel] Improve codegen for some constant vectors by using constant pool loads.
2020-06-23 19:23:47 -07:00
select-vector-shift.mir
[AArch64][GlobalISel] Add a few more vector type combinations for shift selection.
2020-09-25 17:35:10 -07:00
select-with-no-legality-check.mir
[SelectionDAG][ARM][AArch64][Hexagon][RISCV][X86] Add SDNPCommutative to fma and fmad nodes in tablegen. Remove explicit commuted patterns from targets.
2020-11-23 10:09:20 -08:00
select-xor.mir
[AArch64][GlobalISel] Don't emit a branch for a fallthrough G_BR at -O0.
2020-09-10 15:01:26 -07:00
select-zextload.mir
…
select-zip.mir
[AArch64][GlobalISel] Select zip1 and zip2
2020-06-02 18:57:11 -07:00
select.mir
[test] Split some tests which test both static and pic relocation models
2020-12-04 18:11:35 -08:00
sext-inreg-ldrow-16b.mir
[AArch64][GlobalISel] Change store value type from p0 -> s64 to import patterns
2021-02-03 16:19:16 -08:00
speculative-hardening-brcond.mir
[AArch64][GlobalISel] Refactor G_BRCOND selection
2020-12-07 17:24:23 -08:00
store-addressing-modes.mir
[AArch64][GlobalISel] Change store value type from p0 -> s64 to import patterns
2021-02-03 16:19:16 -08:00
store-wro-addressing-modes.mir
[AArch64][GlobalISel] Change store value type from p0 -> s64 to import patterns
2021-02-03 16:19:16 -08:00
subreg-copy.mir
[AArch64][GlobalISel] Narrow 128-bit regs to 64-bit regs in emitTestBit
2020-12-07 15:04:33 -08:00
swifterror.ll
OpaquePtr: Bulk update tests to use typed sret
2020-11-20 17:58:26 -05:00
swiftself.ll
OpaquePtr: Update more tests to use typed sret
2020-11-20 20:08:43 -05:00
tail-call-no-save-fp-lr.ll
…
tbnz-slt.mir
[AArch64][GlobalISel] Select Bcc when it's better than TB(N)Z
2020-12-01 15:45:14 -08:00
tbz-sgt.mir
[AArch64][GlobalISel] Select negative arithmetic immediates in manual selector
2020-11-11 09:20:05 -08:00
translate-constant-dag.ll
…
translate-gep.ll
…
ubsantrap.ll
AArch64: use correct operand for ubsantrap immediate.
2020-12-09 10:17:16 +00:00
unknown-intrinsic.ll
…
varargs-ios-translator.ll
…
vastart.ll
…
vec-s16-param.ll
…
widen-narrow-tbz-tbnz.mir
[AArch64][GlobalISel] Narrow 128-bit regs to 64-bit regs in emitTestBit
2020-12-07 15:04:33 -08:00
xro-addressing-mode-constant.mir
[AArch64][GlobalISel] Select XRO addressing mode with wide immediates
2020-07-29 11:02:10 -07:00