Kalle Raiskila e542972828 Fix CellSPU vector shuffles, again. ...

Some cases of lowering to rotate were miscompiled.

llvm-svn: 113355

2010-09-08 11:53:38 +00:00

..

useful-harnesses

…

2009-01-01-BrCond.ll

…

2010-04-07-DbgValueOtherTargets.ll

Split big test into multiple directories to cater to

2010-04-07 20:43:35 +00:00

and_ops.ll

Revert this dag combine change:

2009-12-17 00:40:05 +00:00

arg_ret.ll

Remove all traces of v2[i,f]32 on SPU.

2010-08-18 10:04:39 +00:00

bigstack.ll

Have SPU handle halfvec stores aligned by 8 bytes.

2010-08-09 16:33:00 +00:00

bss.ll

Make sure this test tests something.

2010-04-09 19:03:31 +00:00

call_indirect.ll

Remove many calls to TII::isMoveInstr. Targets should be producing COPY anyway.

2010-07-16 04:45:42 +00:00

call.ll

Fix SPU BE to use all the available return registers.

2010-08-24 11:50:48 +00:00

crash.ll

teach cellspu how to return i8 and i16 from calls,

2010-04-20 05:36:09 +00:00

ctpop.ll

…

dg.exp

…

dp_farith.ll

Delete useless trailing semicolons.

2010-01-05 17:55:26 +00:00

eqv.ll

…

extract_elt.ll

…

fcmp32.ll

…

fcmp64.ll

…

fdiv.ll

…

fneg-fabs.ll

…

i8ops.ll

…

i64ops.ll

…

icmp8.ll

…

icmp16.ll

…

icmp32.ll

…

icmp64.ll

…

immed16.ll

…

immed32.ll

…

immed64.ll

…

int2fp.ll

…

intrinsics_branch.ll

…

intrinsics_float.ll

…

intrinsics_logical.ll

…

jumptable.ll

Mark the SPU 'lr' instruction to never have side effects.

2010-06-21 15:08:16 +00:00

loads.ll

Fix some tests that didn't test anything.

2010-06-26 20:05:06 +00:00

mul_ops.ll

Teach dag combine to fold the following transformation more aggressively:

2010-01-06 19:38:29 +00:00

mul-with-overflow.ll

…

nand.ll

…

or_ops.ll

…

private.ll

Delete useless trailing semicolons.

2010-01-05 17:55:26 +00:00

rotate_ops.ll

…

select_bits.ll

…

sext128.ll

…

shift_ops.ll

…

shuffles.ll

Fix CellSPU vector shuffles, again.

2010-09-08 11:53:38 +00:00

sp_farith.ll

…

stores.ll

…

storestruct.ll

"on the rare occasion the SPU BE produces illegal assembly - it tries to emit an add instruction of the form 'a reg, reg, imm'."

2010-05-04 17:58:46 +00:00

struct_1.ll

…

sub_ops.ll

Fix encoding of 'sf' and 'sfh' instructions.

2010-05-10 08:13:49 +00:00

trunc.ll

…

v2f32.ll

Remove all traces of v2[i,f]32 on SPU.

2010-08-18 10:04:39 +00:00

v2i32.ll

Remove all traces of v2[i,f]32 on SPU.

2010-08-18 10:04:39 +00:00

vec_const.ll

…

vecinsert.ll

Fix SPU to cope with vector insertelement to an undef position.

2010-06-09 09:58:17 +00:00