Jake Egan 045872f422 [AIX] Define __TOS_AIX__ predefined macro ...

%%%
Transfer the predefined macro, __TOS_AIX__, from the AIX XL C/C++ compilers.

__TOS_AIX__ indicates that the target operating system is AIX.
%%%

Reviewed By: cebowleratibm

Differential Revision: https://reviews.llvm.org/D103587

2021-07-06 14:15:35 -04:00

..

AArch64.cpp

[ARM][AArch64] Correct __ARM_FEATURE_CRYPTO macro and crypto feature

2021-05-14 14:19:46 +01:00

AArch64.h

[ARM][AArch64] Require appropriate features for crypto algorithms

2021-04-28 16:26:18 +01:00

AMDGPU.cpp

[clang][PATCH][nfc] Refactor TargetInfo::adjust to pass DiagnosticsEngine to allow diagnostics on target-unsupported options

2021-06-29 13:26:23 -04:00

AMDGPU.h

[clang][PATCH][nfc] Refactor TargetInfo::adjust to pass DiagnosticsEngine to allow diagnostics on target-unsupported options

2021-06-29 13:26:23 -04:00

ARC.cpp

…

ARC.h

…

ARM.cpp

[ARM][AArch64] Correct __ARM_FEATURE_CRYPTO macro and crypto feature

2021-05-14 14:19:46 +01:00

ARM.h

[ARM][AArch64] Require appropriate features for crypto algorithms

2021-04-28 16:26:18 +01:00

AVR.cpp

[clang][AVR] Redefine [u]int16_t to be compatible with avr-gcc

2021-05-18 07:06:12 +08:00

AVR.h

[clang][AVR] Redefine [u]int16_t to be compatible with avr-gcc

2021-05-18 07:06:12 +08:00

BPF.cpp

[BPF] add support for 32 bit registers in inline asm

2021-05-16 11:01:47 -07:00

BPF.h

[BPF] add support for 32 bit registers in inline asm

2021-05-16 11:01:47 -07:00

Hexagon.cpp

[Hexagon] Add HVX and control register names to Hexagon target

2021-06-14 17:14:37 -05:00

Hexagon.h

…

Lanai.cpp

…

Lanai.h

…

Le64.cpp

[NFC] Remove reference to file deleted by D100981.

2021-04-22 10:40:18 -07:00

Le64.h

[NFC] Remove reference to file deleted by D100981.

2021-04-22 10:40:18 -07:00

M68k.cpp

[cfe] Support target-specific escaped character in inline asm

2021-05-24 21:39:21 -07:00

M68k.h

[cfe] Support target-specific escaped character in inline asm

2021-05-24 21:39:21 -07:00

Mips.cpp

…

Mips.h

…

MSP430.cpp

…

MSP430.h

…

NVPTX.cpp

[AMDGPU] Add gfx1035 target

2021-06-24 14:32:41 -04:00

NVPTX.h

[OpenCL] Add clang extension for bit-fields.

2021-05-24 12:42:17 +01:00

OSTargets.cpp

…

OSTargets.h

[AIX] Define __TOS_AIX__ predefined macro

2021-07-06 14:15:35 -04:00

PNaCl.cpp

…

PNaCl.h

…

PPC.cpp

[PowerPC] Implament Load and Reserve and Store Conditional Builtins

2021-07-05 21:35:41 -05:00

PPC.h

[clang][PATCH][nfc] Refactor TargetInfo::adjust to pass DiagnosticsEngine to allow diagnostics on target-unsupported options

2021-06-29 13:26:23 -04:00

RISCV.cpp

[RISCV] Prevent __builtin_riscv_orc_b_64 from being compiled RV32 target.

2021-04-08 11:34:56 -07:00

RISCV.h

[RISCV] Prevent __builtin_riscv_orc_b_64 from being compiled RV32 target.

2021-04-08 11:34:56 -07:00

Sparc.cpp

…

Sparc.h

…

SPIR.cpp

…

SPIR.h

[clang][PATCH][nfc] Refactor TargetInfo::adjust to pass DiagnosticsEngine to allow diagnostics on target-unsupported options

2021-06-29 13:26:23 -04:00

SystemZ.cpp

…

SystemZ.h

…

TCE.cpp

…

TCE.h

[SYCL] Enable opencl_global_[host,device] attributes for SYCL

2021-05-18 10:27:35 +03:00

VE.cpp

…

VE.h

[VE] Change clang to support SjLj Lowering

2021-01-05 22:19:02 +09:00

WebAssembly.cpp

[clang][PATCH][nfc] Refactor TargetInfo::adjust to pass DiagnosticsEngine to allow diagnostics on target-unsupported options

2021-06-29 13:26:23 -04:00

WebAssembly.h

Revert "[WebAssembly] Implementation of global.get/set for reftypes in LLVM IR"

2021-07-02 11:49:51 +03:00

X86.cpp

[X86] Add -mgeneral-regs-only support.

2021-06-29 16:02:51 +08:00

X86.h

[clang][patch] Add builtin __arithmetic_fence and option fprotect-parens

2021-06-30 09:58:06 -04:00

XCore.cpp

[clang][XCore] Define __xcore__ for XCore target.

2021-04-26 15:06:04 +01:00

XCore.h

…