e0ac46e69d
This reverts commit d618f1c3b1.
This commit wasn't reviewed ahead of time and significant concerns were
raised immediately after it landed. According to our developer policy
this warrants immediate revert of the commit.
https://llvm.org/docs/DeveloperPolicy.html#patch-reversion-policy
Differential Revision: https://reviews.llvm.org/D155509
31 lines
1.0 KiB
C
31 lines
1.0 KiB
C
// REQUIRES: arm-registered-target
|
|
// RUN: %clang_cc1 -triple thumbv7-apple-darwin \
|
|
// RUN: -target-abi apcs-gnu \
|
|
// RUN: -target-cpu cortex-a8 \
|
|
// RUN: -mfloat-abi soft \
|
|
// RUN: -target-feature +soft-float-abi \
|
|
// RUN: -ffreestanding \
|
|
// RUN: -emit-llvm -w -o - %s | FileCheck %s
|
|
|
|
#include <arm_neon.h>
|
|
|
|
// Radar 9311427: Check that alignment specifier is used in Neon load/store
|
|
// intrinsics.
|
|
typedef float AlignedAddr __attribute__ ((aligned (16)));
|
|
void t1(AlignedAddr *addr1, AlignedAddr *addr2) {
|
|
// CHECK: @t1
|
|
// CHECK: call <4 x float> @llvm.arm.neon.vld1.v4f32.p0(ptr %{{.*}}, i32 16)
|
|
float32x4_t a = vld1q_f32(addr1);
|
|
// CHECK: call void @llvm.arm.neon.vst1.p0.v4f32(ptr %{{.*}}, <4 x float> %{{.*}}, i32 16)
|
|
vst1q_f32(addr2, a);
|
|
}
|
|
|
|
// Radar 10538555: Make sure unaligned load/stores do not gain alignment.
|
|
void t2(char *addr) {
|
|
// CHECK: @t2
|
|
// CHECK: load i32, ptr %{{.*}}, align 1
|
|
int32x2_t vec = vld1_dup_s32(addr);
|
|
// CHECK: store i32 %{{.*}}, ptr {{.*}}, align 1
|
|
vst1_lane_s32(addr, vec, 1);
|
|
}
|