caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
a33e4c8ae925e99e565b2ca5dcda8ec2edbb78ee
clang-p2996/llvm/test/CodeGen/PowerPC
History
Albion Fung b4b9f9b4b3 [PowerPC] Emit dcbt and dcbtst in place of their extended mnemonics on AIX 
On AIX, the system assembler does not support the extended mnemonics
dcbtt and dcbtstt. This patch stops them from being emitted on
AIX and emits the base mnemonics instead, dcbt X, X, 16 and
dcbtstt X, X, 16 respectively.

Differential revision: https://reviews.llvm.org/D111258
2021-10-12 15:47:57 -05:00
..
GlobalISel
…
2004-11-29-ShrCrash.ll
…
2004-11-30-shift-crash.ll
…
2004-11-30-shr-var-crash.ll
…
2004-12-12-ZeroSizeCommon.ll
…
2005-01-14-SetSelectCrash.ll
…
2005-01-14-UndefLong.ll
…
2005-08-12-rlwimi-crash.ll
…
2005-09-02-LegalizeDuplicatesCalls.ll
…
2005-10-08-ArithmeticRotate.ll
…
2005-11-30-vastart-crash.ll
…
2006-01-11-darwin-fp-argument.ll
…
2006-01-20-ShiftPartsCrash.ll
…
2006-04-01-FloatDoubleExtend.ll
…
2006-04-05-splat-ish.ll
…
2006-04-19-vmaddfp-crash.ll
…
2006-05-12-rlwimi-crash.ll
…
2006-07-07-ComputeMaskedBits.ll
…
2006-07-19-stwbrx-crash.ll
…
2006-08-11-RetVector.ll
…
2006-08-15-SelectionCrash.ll
…
2006-09-28-shift_64.ll
…
2006-10-13-Miscompile.ll
…
2006-10-17-brcc-miscompile.ll
…
2006-10-17-ppc64-alloca.ll
…
2006-11-10-DAGCombineMiscompile.ll
…
2006-11-29-AltivecFPSplat.ll
…
2006-12-07-LargeAlloca.ll
…
2006-12-07-SelectCrash.ll
…
2007-01-04-ArgExtension.ll
…
2007-01-15-AsmDialect.ll
…
2007-01-29-lbrx-asm.ll
…
2007-01-31-InlineAsmAddrMode.ll
…
2007-02-16-AlignPacked.ll
…
2007-02-16-InlineAsmNConstraint.ll
…
2007-02-23-lr-saved-twice.ll
…
2007-03-24-cntlzd.ll
…
2007-03-30-SpillerCrash.ll
…
2007-04-24-InlineAsm-I-Modifier.ll
…
2007-04-30-InlineAsmEarlyClobber.ll
…
2007-05-03-InlineAsm-S-Constraint.ll
…
2007-05-14-InlineAsmSelectCrash.ll
…
2007-05-22-tailmerge-3.ll
…
2007-05-30-dagcombine-miscomp.ll
…
2007-06-28-BCCISelBug.ll
…
2007-08-04-CoalescerAssert.ll
…
2007-09-04-AltivecDST.ll
[PowerPC] Turn deprecated altivec prefetch instrs to nops on AIX
2021-07-27 15:50:02 -05:00
2007-09-07-LoadStoreIdxForms.ll
…
2007-09-08-unaligned.ll
[DAG] TransformFPLoadStorePair - replace getABITypeAlign with allowsMemoryAccess (PR45116)
2021-08-24 13:11:27 +01:00
2007-09-11-RegCoalescerAssert.ll
…
2007-09-12-LiveIntervalsAssert.ll
…
2007-10-16-InlineAsmFrameOffset.ll
…
2007-10-18-PtrArithmetic.ll
…
2007-10-21-LocalRegAllocAssert2.ll
…
2007-10-21-LocalRegAllocAssert.ll
…
2007-11-04-CoalescerCrash.ll
…
2007-11-16-landingpad-split.ll
[SimplifyCFG] simplifyUnreachable(): erase instructions iff they are guaranteed to transfer execution to unreachable
2021-07-03 10:45:44 +03:00
2007-11-19-VectorSplitting.ll
…
2008-02-05-LiveIntervalsAssert.ll
…
2008-02-09-LocalRegAllocAssert.ll
…
2008-03-05-RegScavengerAssert.ll
…
2008-03-17-RegScavengerCrash.ll
…
2008-03-18-RegScavengerAssert.ll
…
2008-03-24-AddressRegImm.ll
…
2008-03-24-CoalescerBug.ll
…
2008-03-26-CoalescerBug.ll
…
2008-04-10-LiveIntervalCrash.ll
…
2008-04-16-CoalescerBug.ll
…
2008-04-23-CoalescerCrash.ll
…
2008-05-01-ppc_fp128.ll
…
2008-06-19-LegalizerCrash.ll
…
2008-06-21-F128LoadStore.ll
…
2008-06-23-LiveVariablesCrash.ll
…
2008-07-10-SplatMiscompile.ll
…
2008-07-15-Bswap.ll
…
2008-07-15-Fabs.ll
…
2008-07-15-SignExtendInreg.ll
…
2008-07-17-Fneg.ll
…
2008-07-24-PPC64-CCBug.ll
…
2008-09-12-CoalescerBug.ll
…
2008-10-17-AsmMatchingOperands.ll
…
2008-10-28-f128-i32.ll
[PowerPC] Add implicit-def RM to instructions mtfsb[01]
2021-07-26 14:07:08 -05:00
2008-10-28-UnprocessedNode.ll
…
2008-12-02-LegalizeTypeAssert.ll
…
2009-01-16-DeclareISelBug.ll
…
2009-03-17-LSRBug.ll
…
2009-05-28-LegalizeBRCC.ll
…
2009-07-16-InlineAsm-M-Operand.ll
…
2009-08-17-inline-asm-addr-mode-breakage.ll
…
2009-09-18-carrybit.ll
…
2009-11-15-ProcImpDefsBug.ll
…
2009-11-25-ImpDefBug.ll
…
2010-02-04-EmptyGlobal.ll
…
2010-02-12-saveCR.ll
…
2010-03-09-indirect-call.ll
…
2010-04-01-MachineCSEBug.ll
…
2010-05-03-retaddr1.ll
[PowerPC] Fix return address computation for "__builtin_return_address"
2021-08-12 09:44:49 -05:00
2010-10-11-Fast-Varargs.ll
…
2010-12-18-PPCStackRefs.ll
…
2011-12-05-NoSpillDupCR.ll
…
2011-12-06-SpillAndRestoreCR.ll
…
2011-12-08-DemandedBitsMiscompile.ll
…
2012-09-16-TOC-entry-check.ll
…
2012-10-11-dynalloc.ll
…
2012-10-12-bitcast.ll
…
2012-11-16-mischedcall.ll
…
2013-05-15-preinc-fold.ll
…
2013-07-01-PHIElimBug.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
2016-01-07-BranchWeightCrash.ll
…
2016-04-16-ADD8TLS.ll
…
2016-04-17-combine.ll
…
2016-04-28-setjmp.ll
…
2018-09-19-sextinreg-vector-crash.ll
…
a2-fp-basic.ll
…
aa-tbaa.ll
…
aantidep-def-ec.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aantidep-inline-asm-use.ll
…
absol-jump-table-enabled.ll
…
add_cmp.ll
…
add-fi.ll
…
addc.ll
…
adde_return_type.ll
…
addegluecrash.ll
…
addi-licm.ll
…
addi-offset-fold.ll
…
addi-reassoc.ll
…
addisdtprelha-nonr3.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
addrfuncstr.ll
…
addrspacecast.ll
…
addze.ll
…
aggressive-anti-dep-breaker-subreg.ll
…
aix32-cc-abi-vaarg.ll
Fix typo of colon to semicolon in lit tests
2021-10-09 10:03:50 +08:00
aix32-crsave.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix32-p8-scalar_vector_conversions.ll
…
aix32-vector-vararg-callee-split.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix32-vector-vararg-callee.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix32-vector-vararg-caller-split.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix32-vector-vararg-fixed-callee.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
aix64-cc-abi-vaarg.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix64-cc-byval.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix64-vector-vararg-callee.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix64-vector-vararg-fixed-callee.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
aix-alias-unsupported.ll
…
aix-alias.ll
…
aix-alloca-r31.ll
[PowerPC][AIX] Set the HasAlloca flag in the AIX Traceback Table only if R31 is used as a frame pointer
2021-08-23 15:20:41 -04:00
aix-AppendingLinkage.ll
…
aix-available-externally-linkage.ll
…
aix-base-pointer.ll
…
aix-bytestring.ll
…
aix-calleesavedregs.ll
…
aix-cc-abi.ll
[AIX] Adjust CSR order to avoid breaking ABI regarding traceback
2021-07-03 04:45:26 +00:00
aix-cc-altivec.ll
…
aix-cc-byval-limitation3.ll
…
aix-cc-byval-mem.ll
[AIX] Adjust CSR order to avoid breaking ABI regarding traceback
2021-07-03 04:45:26 +00:00
aix-cc-byval-split.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix-cc-byval.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix-cc-ext-vec-abi.ll
…
aix-complex.ll
…
aix-constant-align.ll
[PowerPC][AIX] Create multiple constant sections.
2021-08-05 21:19:16 -04:00
aix-crspill.ll
…
aix-csr-alloc.ll
[AIX] Adjust CSR order to avoid breaking ABI regarding traceback
2021-07-03 04:45:26 +00:00
aix-csr-vector-extabi.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix-csr-vector.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix-csr.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix-dfltabi-rsrvd-reg.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
aix-dwarf.ll
[XCOFF] support DWARF for 32-bit XCOFF for object output
2021-10-08 02:35:11 +00:00
aix-emit-tracebacktable-clobber-register.ll
[PowerPC][AIX] Set the HasAlloca flag in the AIX Traceback Table only if R31 is used as a frame pointer
2021-08-23 15:20:41 -04:00
aix-emit-tracebacktable-ssp.ll
…
aix-emit-tracebacktable-vectorinfo_hasvarg.ll
[AIX][XCOFF] Use bit order of has_vec and longtbtable bits as defined in AIX header debug.h
2021-07-09 11:06:46 -04:00
aix-emit-tracebacktable-vectorinfo.ll
[AIX][XCOFF] Use bit order of has_vec and longtbtable bits as defined in AIX header debug.h
2021-07-09 11:06:46 -04:00
aix-emit-tracebacktable.ll
[AIX][XCOFF][Bug-Fixed] parse the parameter type of the traceback table
2021-07-15 16:54:22 -04:00
aix-exception.ll
[AIX][XCOFF] Use bit order of has_vec and longtbtable bits as defined in AIX header debug.h
2021-07-09 11:06:46 -04:00
aix-extern-weak.ll
…
aix-extern.ll
…
aix-external-sym-sdnode-lowering.ll
…
aix-filename-absolute-path.ll
[AIX] Emit version string in .file directive
2021-07-12 17:03:52 +00:00
aix-filename-relative-path.ll
[AIX] Emit version string in .file directive
2021-07-12 17:03:52 +00:00
aix-filename-special-character-double-quotation.ll
[AIX] Emit version string in .file directive
2021-07-12 17:03:52 +00:00
aix-filename-special-character-single-quotation.ll
[AIX] Emit version string in .file directive
2021-07-12 17:03:52 +00:00
aix-framepointer-save-restore.ll
…
aix-func-align.ll
…
aix-func-dsc-gen.ll
…
aix-ignore-xcoff-visibility.ll
…
aix-indirect-call.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix-inlineasm-reserved-reg-dflt-warn.ll
…
aix-insert-extract.ll
…
aix-internal.ll
…
aix-LinkOnceAnyLinkage.ll
…
aix-LinkOnceODRLinkage.ll
…
aix-llvm-intrinsic.ll
…
aix-lower-block-address.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix-lower-constant-pool-index.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix-lower-jump-table.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix-lr.ll
…
aix-nest-param.ll
…
aix-nonzero-zerofill.ll
…
aix-overflow-toc.py
…
aix-p8vector-liveins.ll
[AIX] Use VSSRC/VSFRC Register classes for f32/f64 callee arguments on P8 and above
2021-07-07 09:18:20 -04:00
aix-p9-insert-extract.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
aix-p9-xxinsertw-xxextractuw.ll
…
aix-personality-alias.ll
…
aix-prefixed-instruction-boundary.mir
…
aix-print-pc.mir
…
aix-readonly-with-relocation.ll
…
aix-reference-func-addr-const.ll
…
aix-relativeref.ll
[AIX] Don't crash on unimplemented lowerRelativeReference
2021-08-10 17:43:06 +00:00
aix-return55.ll
[test] Avoid llvm-readelf/llvm-readobj one-dash long options and deprecated aliases (e.g. --file-headers)
2021-07-15 10:26:21 -07:00
aix-rodata-align.ll
[PowerPC][AIX] Create multiple constant sections.
2021-08-05 21:19:16 -04:00
aix-space.ll
[PowerPC][AIX] Create multiple constant sections.
2021-08-05 21:19:16 -04:00
aix-sret-param.ll
…
aix-static-init-default-priority.ll
…
aix-static-init-key-object.ll
…
aix-static-init-no-unique-module-id.ll
…
aix-static-init-non-default-priority.ll
…
aix-tls-gd-double.ll
…
aix-tls-gd-int.ll
…
aix-tls-gd-longlong.ll
…
aix-tls-variables-ppc32.ll
…
aix-tls-variables-ppc64.ll
…
aix-tls-xcoff-reloc-large.ll
…
aix-tls-xcoff-reloc.ll
…
aix-tls-xcoff-variables.ll
…
aix-tracetable-csr.ll
[AIX][XCOFF] Use bit order of has_vec and longtbtable bits as defined in AIX header debug.h
2021-07-09 11:06:46 -04:00
aix-trampoline.ll
…
aix-undef-func-call.ll
…
aix-user-defined-memcpy.ll
…
aix-vec_extract_p9_2.ll
…
aix-vec_extract_p9.ll
…
aix-vec_insert_elt.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
aix-vec-arg-spills-callee.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
aix-vec-arg-spills-mir.ll
[PowerPC] Custom Lowering BUILD_VECTOR for v2i64 for P7 as well
2021-07-12 17:56:10 +00:00
aix-vec-arg-spills.ll
[PowerPC] Custom Lowering BUILD_VECTOR for v2i64 for P7 as well
2021-07-12 17:56:10 +00:00
aix-vector-stack-caller.ll
…
aix-vector-stack.ll
…
aix-vector-vararg-caller.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix-vector-vararg-fixed-caller.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
aix-vsx-splatimm.ll
[PowerPC] Fix the splat immediate in PPCMIPeephole depending on if we have an Altivec and VSX splat instruction.
2021-07-12 16:20:11 -05:00
aix-weak-undef-func-call.ll
…
aix-weak.ll
…
aix-WeakODRLinkage.ll
…
aix-xcoff-data-only-notoc.ll
…
aix-xcoff-data-sections.ll
[test] Avoid llvm-readelf/llvm-readobj one-dash long options and deprecated aliases (e.g. --file-headers)
2021-07-15 10:26:21 -07:00
aix-xcoff-data.ll
…
aix-xcoff-endian-error.ll
…
aix-xcoff-error-explicit-data-section.ll
…
aix-xcoff-explicit-section.ll
[test] Avoid llvm-readelf/llvm-readobj one-dash long options and deprecated aliases (e.g. --file-headers)
2021-07-15 10:26:21 -07:00
aix-xcoff-externL.ll
…
aix-xcoff-funcsect.ll
…
aix-xcoff-huge-relocs.ll
…
aix-xcoff-lcomm.ll
…
aix-xcoff-lower-comm.ll
…
aix-xcoff-mergeable-const.ll
[test] Avoid llvm-readelf/llvm-readobj one-dash long options and deprecated aliases (e.g. --file-headers)
2021-07-15 10:26:21 -07:00
aix-xcoff-mergeable-str.ll
…
aix-xcoff-reloc-large.ll
…
aix-xcoff-reloc-symb.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
aix-xcoff-reloc.ll
…
aix-xcoff-rodata.ll
…
aix-xcoff-symbol-rename.ll
…
aix-xcoff-textdisassembly.ll
…
aix-xcoff-toc.ll
…
aix-xcoff-used.ll
…
aix-xcoff-visibility.ll
…
alias.ll
…
align.ll
…
alignlongjumptest.mir
…
alloca-crspill.ll
…
allocate-r0.ll
…
altivec-ord.ll
…
and_add.ll
…
and_sext.ll
…
and_sra.ll
…
and-branch.ll
…
and-elim.ll
…
and-imm.ll
…
and-mask.ll
…
andc.ll
…
anon_aggr.ll
…
anyext_srl.ll
…
arg_promotion.ll
…
arr-fp-arg-no-copy.ll
…
ashr-neg1.ll
…
asm-constraints.ll
…
asm-dialect.ll
…
asm-printer-topological-order.ll
…
asm-template-I.ll
…
asm-Zy.ll
…
asym-regclass-copy.ll
…
atomic-1.ll
…
atomic-2.ll
…
atomic-float.ll
[PowerPC] Fallback to base's implementation of shouldExpandAtomicCmpXchgInIR and shouldExpandAtomicCmpXchgInIR
2021-07-20 06:14:24 +00:00
atomic-minmax.ll
…
Atomics-64.ll
…
atomics-constant.ll
…
atomics-fences.ll
…
atomics-i8-ldst.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
atomics-i16-ldst.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
atomics-i32-ldst.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
atomics-i64-ldst.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
atomics-i128-ldst.ll
[PowerPC] Implement quadword atomic load/store
2021-09-01 06:55:40 +00:00
atomics-i128.ll
[PowerPC] Generate inlined quadword lock free atomic operations via AtomicExpand
2021-07-15 01:12:09 +00:00
atomics-indexed.ll
…
atomics-regression.ll
…
atomics.ll
…
available-externally.ll
…
basic-toc-data-def.ll
…
basic-toc-data-extern.ll
…
basic-toc-data-local-linkage.ll
…
bdzlr.ll
…
bfloat16-outer-product.ll
…
big-endian-actual-args.ll
…
big-endian-call-result.ll
…
big-endian-formal-args.ll
…
big-endian-store-forward.ll
…
bitcast-peephole.mir
…
bitcasts-direct-move.ll
…
bitfieldinsert.ll
…
block-placement-1.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
block-placement.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
blockaddress.ll
…
bool-math.ll
…
BoolRetToIntTest-2.ll
…
BoolRetToIntTest.ll
…
botheightreduce.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
bperm.ll
…
branch_coalesce.ll
…
branch_selector.ll
…
branch-hint.ll
…
branch-opt.ll
…
brcond.ll
…
BreakableToken-reduced.ll
…
bswap64.ll
…
bswap-load-store.ll
[PowerPC] Re-enable combine for i64 BSWAP on targets without LDBRX
2021-07-06 20:42:01 -05:00
build-vector-allones.ll
[PowerPC] Custom Lowering BUILD_VECTOR for v2i64 for P7 as well
2021-07-12 17:56:10 +00:00
build-vector-tests.ll
[PowerPC] Fix shift amount of xxsldwi when performing vector int_to_double
2021-08-06 06:01:29 +00:00
buildvec_canonicalize.ll
…
builtins-ppc-elf2-abi.ll
…
builtins-ppc-p8vector.ll
…
builtins-ppc-p9-darn.ll
…
builtins-ppc-p9-f128.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
builtins-ppc-p10permute.ll
…
builtins-ppc-p10vsx.ll
…
builtins-ppc-xlcompat-check-ldarx-opt.ll
[PowerPC] Extra test case for LDARX
2021-07-20 14:15:15 -05:00
builtins-ppc-xlcompat-cmpb-32.ll
[PowerPC] Add PowerPC cmpb builtin and emit target indepedent code for XL compatibility
2021-07-20 13:06:22 -05:00
builtins-ppc-xlcompat-cmpb-64.ll
[PowerPC] Add PowerPC cmpb builtin and emit target indepedent code for XL compatibility
2021-07-20 13:06:22 -05:00
builtins-ppc-xlcompat-compare-64bit-only.ll
[PowerPC] Add PowerPC compare and multiply related builtins and instrinsics for XL compatibility
2021-07-13 16:55:09 -05:00
builtins-ppc-xlcompat-compare.ll
[PowerPC] Add PowerPC compare and multiply related builtins and instrinsics for XL compatibility
2021-07-13 16:55:09 -05:00
builtins-ppc-xlcompat-conversionfunc.ll
[PowerPC] Implement trap and conversion builtins for XL compatibility
2021-07-12 11:04:17 -05:00
builtins-ppc-xlcompat-fp.ll
[PowerPC] Removing a REQUIRES line from llvm test
2021-07-21 10:52:23 -05:00
builtins-ppc-xlcompat-load-store-reversed-64bit-only.ll
[PowerPC] Add PowerPC population count, reversed load and store related builtins and instrinsics for XL compatibility
2021-07-15 17:23:56 -05:00
builtins-ppc-xlcompat-load-store-reversed.ll
[PowerPC] Fix __builtin_ppc_load2r to return short instead of int.
2021-10-04 06:17:02 -05:00
builtins-ppc-xlcompat-LoadReserve-StoreCond-64bit-only.ll
[PowerPC] Fix L[D|W]ARX Implementation
2021-07-13 11:02:07 -05:00
builtins-ppc-xlcompat-LoadReserve-StoreCond.ll
[PowerPC] Add PowerPC "__stbcx" builtin and intrinsic for XL compatibility
2021-07-22 10:48:46 -05:00
builtins-ppc-xlcompat-math.ll
[PowerPC] Implement intrinsics for mtfsf[i]
2021-07-16 16:26:11 -05:00
builtins-ppc-xlcompat-mfspr-mtspr-64bit-only.ll
[PowerPC] Implemented mtmsr, mfspr, mtspr Builtins
2021-07-20 17:51:00 -05:00
builtins-ppc-xlcompat-mfspr-mtspr-aix32.ll
[PowerPC] Implemented mtmsr, mfspr, mtspr Builtins
2021-07-20 17:51:00 -05:00
builtins-ppc-xlcompat-move-tofrom-regs.ll
[PowerPC] Implemented mtmsr, mfspr, mtspr Builtins
2021-07-20 17:51:00 -05:00
builtins-ppc-xlcompat-msync.ll
[PowerPC] Fix popcntb XL Compat Builtin for 32bit
2021-07-15 13:19:47 -05:00
builtins-ppc-xlcompat-multiply-64bit-only.ll
[PowerPC] Add PowerPC compare and multiply related builtins and instrinsics for XL compatibility
2021-07-13 16:55:09 -05:00
builtins-ppc-xlcompat-multiply.ll
[PowerPC] Add PowerPC compare and multiply related builtins and instrinsics for XL compatibility
2021-07-13 16:55:09 -05:00
builtins-ppc-xlcompat-popcnt.ll
[PowerPC] Add PowerPC population count, reversed load and store related builtins and instrinsics for XL compatibility
2021-07-15 17:23:56 -05:00
builtins-ppc-xlcompat-prefetch.ll
[PowerPC] Emit dcbt and dcbtst in place of their extended mnemonics on AIX
2021-10-12 15:47:57 -05:00
builtins-ppc-xlcompat-pwr9-64bit.ll
[PowerPC] Implement XL compatibility builtin __addex
2021-08-12 16:38:21 -05:00
builtins-ppc-xlcompat-pwr9.ll
[PowerPC] Implement XL compact math builtins
2021-07-16 13:21:13 -05:00
builtins-ppc-xlcompat-stfiw.ll
[PowerPC] Store, load, move from and to registers related builtins
2021-07-20 15:46:14 -05:00
builtins-ppc-xlcompat-sync-32.ll
[PowerPC] Semachecking for XL compat builtin icbt
2021-07-20 11:05:22 -05:00
builtins-ppc-xlcompat-sync-64.ll
[PowerPC] Semachecking for XL compat builtin icbt
2021-07-20 11:05:22 -05:00
builtins-ppc-xlcompat-test.ll
[PowerPC] FP compare and test XL compat builtins.
2021-09-28 11:01:51 -05:00
builtins-ppc-xlcompat-trap-64bit-only.ll
[PowerPC] Implement trap and conversion builtins for XL compatibility
2021-07-12 11:04:17 -05:00
builtins-ppc-xlcompat-trap.ll
[PowerPC] Implement trap and conversion builtins for XL compatibility
2021-07-12 11:04:17 -05:00
bv-pres-v8i1.ll
…
bv-widen-undef.ll
…
byval-agg-info.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
byval-aliased.ll
…
byval.ll
[PowerPC] update test case using the scripts; nfc
2021-10-10 14:39:20 +00:00
calls.ll
…
can-lower-ret.ll
…
cannonicalize-vector-shifts.ll
…
canonical-merge-shuffles.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
cc.ll
…
change-no-infs.ll
…
check-cpu.ll
…
cmp_elimination.ll
…
cmp-cmp.ll
…
cmpb-ppc32.ll
…
cmpb.ll
…
coalesce-ext.ll
…
code-align.ll
…
codemodel.ll
…
coldcc2.ll
…
coldcc.ll
…
collapse-rotates.mir
…
combine_ext_trunc.ll
…
combine-fneg.ll
DAG: Fix incorrect folding of fmul -1 to fneg
2021-09-14 21:25:02 -04:00
combine-setcc.ll
…
combine-sext-and-shl-after-isel.ll
…
combine-to-mulh-shift-amount.ll
…
combine-to-pre-index-store-crash.ll
…
common-chain.ll
[PowerPC] add testcase for chain commoning; nfc
2021-09-22 05:08:00 +00:00
compare-duplicate.ll
…
compare-simm.ll
…
CompareEliminationSpillIssue.ll
…
complex-return.ll
…
compute-regpressure.ll
…
constant-combines.ll
…
constant-pool.ll
[PowerPC] Mark splat immediate instructions as rematerializable
2021-09-24 12:03:34 -05:00
constants-i64.ll
…
constants.ll
…
convert-ri-addi-to-ri.mir
…
convert-rr-to-ri-instr-add.mir
…
convert-rr-to-ri-instrs-kill-flag.mir
…
convert-rr-to-ri-instrs-out-of-range.mir
…
convert-rr-to-ri-instrs-R0-special-handling.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
convert-rr-to-ri-instrs.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
convert-rr-to-ri-p9-vector.mir
…
copysignl.ll
…
cr1eq-no-extra-moves.ll
…
cr1eq.ll
…
cr_spilling.ll
…
cr-spills.ll
…
crash.ll
…
crbit-asm-disabled.ll
…
crbit-asm.ll
…
crbits.ll
…
crsave.ll
…
crypto_bifs.ll
…
CSR-fit.ll
…
csr-save-restore-order.ll
…
csr-split.ll
…
ctr-cleanup.ll
…
ctr-loop-tls-const.ll
…
ctr-minmaxnum.ll
…
ctrloop-asm.ll
…
ctrloop-constrained-fp.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
ctrloop-cpsgn.ll
…
ctrloop-fp64.ll
…
ctrloop-fp128.ll
…
ctrloop-i64.ll
…
ctrloop-i128.ll
…
ctrloop-intrin.ll
…
ctrloop-large-ec.ll
…
ctrloop-le.ll
…
ctrloop-lt.ll
…
ctrloop-ne.ll
…
ctrloop-reg.ll
…
ctrloop-s000.ll
…
ctrloop-sh.ll
…
ctrloop-shortLoops.ll
…
ctrloop-sums.ll
…
ctrloop-udivti3.ll
…
ctrloops-hot-exit.ll
…
ctrloops-softfloat.ll
…
ctrloops.ll
…
cttz.ll
…
cvt_i64_to_fp.ll
…
cxx_tlscc64.ll
…
darwin-labels.ll
…
dbg.ll
…
DbgValueOtherTargets.test
…
dcbf-p10.ll
…
dcbf.ll
…
dcbt-sched.ll
…
dcbt.ll
…
debuginfo-split-int.ll
…
debuginfo-stackarg.ll
…
delete-node.ll
…
dform-adjust.ll
…
dform-pair-load-store.ll
…
direct-move-profit.ll
…
disable-ctr-ppcf128.ll
[PowerPC] Disable CTR Loop generate for fma with the PPC double double type.
2021-08-13 12:27:24 -05:00
DisableHoistingDueToBlockHotnessNoProfileData.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
DisableHoistingDueToBlockHotnessProfileData.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
div-2.ll
…
div-e-32.ll
…
div-e-all.ll
…
dsolocal-pic.ll
…
dsolocal-static.ll
…
dssall.ll
…
duplicate-returns-for-tailcall.ll
…
dyn-alloca-aligned.ll
…
dyn-alloca-offset.ll
…
e500-1.ll
…
early-ret2.ll
…
early-ret-verify.mir
…
early-ret.ll
…
early-ret.mir
…
ec-input.ll
…
eh-dwarf-cfa.ll
…
eieio.ll
…
elf-common.ll
…
eliminate-compare-of-copy.ll
…
empty-functions.ll
…
emptystruct.ll
…
emutls_generic.ll
…
eqv-andc-orc-nor.ll
…
expand-contiguous-isel.ll
…
expand-foldable-isel.ll
…
expand-isel-1.mir
…
expand-isel-2.mir
…
expand-isel-3.mir
…
expand-isel-4.mir
…
expand-isel-5.mir
…
expand-isel-6.mir
…
expand-isel-7.mir
…
expand-isel-8.mir
…
expand-isel-9.mir
…
expand-isel-10.mir
…
expand-isel-liveness.mir
…
expand-isel.ll
…
ext-bool-trunc-repl.ll
…
extra-toc-reg-deps.ll
…
extract-and-store.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
extsh.ll
…
extswsli.ll
…
f32-to-i64.ll
…
f128_ldst.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
f128-aggregates.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
f128-arith.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
f128-bitcast.ll
…
f128-compare.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
f128-conv.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
f128-fma.ll
…
f128-passByValue.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
f128-rounding.ll
…
f128-truncateNconv.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
f128-vecExtractNconv.ll
…
fabs.ll
…
fast-isel-binary.ll
[PowerPC] Enable fast-isel on AIX 64 subtarget
2021-09-03 11:33:45 +08:00
fast-isel-br-const.ll
…
fast-isel-branch.ll
[PowerPC] Enable fast-isel on AIX 64 subtarget
2021-09-03 11:33:45 +08:00
fast-isel-call.ll
…
fast-isel-cmp-imm.ll
…
fast-isel-const.ll
[PowerPC] Enable fast-isel on AIX 64 subtarget
2021-09-03 11:33:45 +08:00
fast-isel-conversion-p5.ll
…
fast-isel-conversion.ll
…
fast-isel-crash.ll
[PowerPC] Enable fast-isel on AIX 64 subtarget
2021-09-03 11:33:45 +08:00
fast-isel-ext.ll
[PowerPC] Enable fast-isel on AIX 64 subtarget
2021-09-03 11:33:45 +08:00
fast-isel-fcmp-nan.ll
…
fast-isel-fold.ll
[PowerPC] Enable fast-isel on AIX 64 subtarget
2021-09-03 11:33:45 +08:00
fast-isel-fpconv.ll
…
fast-isel-GEP-coalesce.ll
[PowerPC] Enable fast-isel on AIX 64 subtarget
2021-09-03 11:33:45 +08:00
fast-isel-i64offset.ll
[PowerPC] Enable fast-isel on AIX 64 subtarget
2021-09-03 11:33:45 +08:00
fast-isel-icmp-split.ll
…
fast-isel-indirectbr.ll
[PowerPC] Enable fast-isel on AIX 64 subtarget
2021-09-03 11:33:45 +08:00
fast-isel-load-store-vsx.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
fast-isel-load-store.ll
…
fast-isel-pcrel.ll
…
fast-isel-redefinition.ll
…
fast-isel-ret.ll
…
fast-isel-rsp.ll
[PowerPC] Guard XSRSP in P8 for FastISel
2021-09-07 15:17:51 +00:00
fast-isel-shifter.ll
[PowerPC] Enable fast-isel on AIX 64 subtarget
2021-09-03 11:33:45 +08:00
fastcc_stacksize.ll
…
fastisel-gep-promote-before-add.ll
…
fcpsgn.ll
…
fdiv-combine.ll
…
fdiv.ll
[PowerPC] swdiv builtins for XL compatibility
2021-09-29 11:31:07 -05:00
fixup-kill-dead-flag-crash.mir
…
float-asmprint.ll
…
float-load-store-pair.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
float-logic-ops.ll
…
float-to-int.ll
…
float-vector-gather.ll
…
floatPSA.ll
…
flt-preinc.ll
…
fma-aggr-FMF.ll
…
fma-assoc.ll
…
fma-combine.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
fma-ext.ll
…
fma-mutate-duplicate-vreg.ll
…
fma-mutate-register-constraint.ll
…
fma-mutate.ll
…
fma-negate.ll
…
fma-precision.ll
…
fma.ll
…
fmaxnum.ll
…
fmf-propagation.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
fminnum.ll
…
fnabs.ll
…
fneg.ll
…
fold_swtest_br.ll
…
fold-frame-offset-using-rr.mir
…
fold-li.ll
…
fold-remove-li.ll
…
fold-rlwinm-1.ll
…
fold-rlwinm.mir
…
fold-zero.ll
…
fp2int2fp-ppcfp128.ll
…
fp64-to-int16.ll
…
fp128-bitcast-after-operation.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
fp128-libcalls.ll
…
fp_to_uint.ll
…
fp-branch.ll
…
fp-int128-fp-combine.ll
…
fp-int-conversions-direct-moves.ll
…
fp-int-fp.ll
…
fp-intrinsics-fptosi-legal.ll
…
fp-splat.ll
…
fp-strict-conv-f128.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
fp-strict-conv-spe.ll
…
fp-strict-conv.ll
…
fp-strict-f128.ll
…
fp-strict-fcmp-noopt.ll
…
fp-strict-fcmp-spe.ll
…
fp-strict-fcmp.ll
…
fp-strict-minmax.ll
…
fp-strict-round.ll
…
fp-strict.ll
Handle subregs and superregs in callee-saved register mask
2021-07-29 16:53:29 +01:00
fp-to-int-ext.ll
…
fp-to-int-to-fp.ll
…
fpcopy.ll
…
fpscr-intrinsics.ll
[PowerPC] Implement intrinsics for mtfsf[i]
2021-07-16 16:26:11 -05:00
frame_index_scavenging.mir
…
frame-size.ll
…
frameaddr.ll
…
Frames-dyn-alloca-with-func-call.ll
…
Frames-dyn-alloca.ll
…
Frames-large.ll
…
Frames-leaf.ll
…
Frames-small.ll
…
Frames-stack-floor.ll
…
frem.ll
Pre-commit frem test in PowerPC
2021-08-18 17:52:53 +08:00
frounds.ll
…
fsel.ll
…
fsl-e500mc.ll
…
fsl-e5500.ll
…
fsqrt.ll
…
fsub-fneg.ll
…
ftrunc-legalize.ll
…
ftrunc-vec.ll
…
func-addr-consts.ll
…
func-addr.ll
…
func-alias.ll
…
funnel-shift-rot.ll
…
funnel-shift.ll
[NFC] Add tests for i128 fshl on a few targets.
2021-08-24 11:43:35 -07:00
fusion-load-store.ll
…
future-check-features.ll
…
glob-comp-aa-crash.ll
…
global-address-non-got-indirect-access.ll
…
gpr-vsr-spill.ll
…
handle-f16-storage-type.ll
…
hardware-loops-crash.ll
…
hello.ll
…
hidden-vis-2.ll
…
hidden-vis.ll
…
hoist-logic.ll
…
htm-ttest.ll
…
htm.ll
…
huge-frame-size.ll
[PowerPC] Use int64_t to represent stack object offset and frame size
2021-08-23 02:13:21 +00:00
i1-ext-fold.ll
…
i1-to-double.ll
…
i32-to-float.ll
…
i64_fp_round.ll
…
i64_fp.ll
…
i64-to-float.ll
…
i128-and-beyond.ll
…
ia-mem-r0.ll
…
ia-neg-const.ll
…
iabs.ll
…
ifcvt_cr_field.ll
[PowerPC] Fixed the crash due to early if conversion with fixed CR fields
2021-09-07 10:51:03 -05:00
ifcvt-diamond-ret.mir
…
ifcvt-forked-bug-2016-08-08.ll
…
ifcvt.ll
…
ifcvt.mir
…
ifunc.ll
…
illegal-element-type.ll
…
in-asm-f64-reg.ll
…
inc-of-add.ll
[AIX] Adjust CSR order to avoid breaking ABI regarding traceback
2021-07-03 04:45:26 +00:00
indexed-load.ll
…
indirect-hidden.ll
…
indirectbr.ll
…
inline-asm-dollarpc.ll
[AIX] Enable dollar sign as PC in inlineasm
2021-07-14 13:37:52 +00:00
inline-asm-i-constraint-i1.ll
…
inline-asm-label.ll
[AIX] Use AsmParser to do inline asm parsing
2021-07-02 16:12:21 +00:00
inline-asm-multilevel-gep.ll
…
inline-asm-physical-fpr-spe.ll
…
inline-asm-physical-fpr.ll
[AIX] Use AsmParser to do inline asm parsing
2021-07-02 16:12:21 +00:00
inline-asm-s-modifier.ll
…
inline-asm-scalar-to-vector-error.ll
…
inline-asm-vsx-clobbers.ll
…
inlineasm-copy.ll
…
inlineasm-extendedmne.ll
…
inlineasm-i64-reg.ll
…
inlineasm-output-template.ll
…
inlineasm-vsx-reg.ll
…
instr-properties.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
int128_ldst.ll
[PowerPC][NFC] Remove reg name option in int128 test
2021-10-04 15:31:25 +00:00
int-fp-conv-0.ll
…
int-fp-conv-1.ll
…
inverted-bool-compares.ll
…
isel-rc-nox0.ll
…
isel.ll
…
ispositive.ll
…
isync.ll
…
itofp128.ll
…
jaggedstructs.ll
[PowerPC] Fix issue with lowering byval parameters.
2021-10-06 13:19:15 -05:00
jump-tables-collapse-rotate-remove-SrcMI.mir
…
jump-tables-collapse-rotate.ll
…
kernel-fp-round.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
knowCRBitSpill.ll
…
LargeAbsoluteAddr.ll
…
larger-than-red-zone.ll
…
lbz-from-ld-shift.ll
…
lbzux.ll
…
ld-bswap64-no-ldbrx.ll
[PowerPC] Re-enable combine for i64 BSWAP on targets without LDBRX
2021-07-06 20:42:01 -05:00
ld-st-upd.ll
…
ldst-16-byte-asm.mir
…
ldst-16-byte.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
ldst-align.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
ldtoc-inv.ll
…
legalize-invert-br_cc.ll
…
legalize-vaarg.ll
…
lha.ll
…
licm-remat.ll
…
licm-tocReg.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
lit.local.cfg
…
livephysregs.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
livevars-crash1.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
livevars-crash2.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
llrint-conv.ll
…
llround-conv.ll
…
load-and-splat.ll
[PowerPC] add more testcases for ld_splat; nfc
2021-07-27 11:45:26 +00:00
load-constant-addr.ll
…
load-rightmost-vector-elt.ll
…
load-shift-combine.ll
…
load-shuffle-and-shuffle-store.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
load-two-flts.ll
…
load-v4i8-improved.ll
…
logic-ops-on-compares.ll
…
long-compare.ll
…
longcall.ll
…
longdbl-truncate.ll
…
loop-align.ll
…
loop-comment.ll
…
loop-data-prefetch-inner.ll
…
loop-data-prefetch.ll
…
loop-hoist-toc-save.ll
…
loop-instr-form-prepare.ll
…
loop-instr-prep-non-const-increasement.ll
[PowerPC] prepare for udpate form with non-const increment.
2021-09-22 02:54:28 +00:00
loop-p10-pair-prepare.ll
…
loop-prep-all.ll
…
lower-globaladdr32-aix-asm.ll
…
lower-globaladdr32-aix.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
lower-globaladdr64-aix-asm.ll
…
lower-globaladdr64-aix.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
lower-massv-attr.ll
[PowerPC] Add pwr7 and pwr10 support to IBM MASSV pass on AIX
2021-07-26 23:21:38 +00:00
lower-massv.ll
[PowerPC] Add pwr7 and pwr10 support to IBM MASSV pass on AIX
2021-07-26 23:21:38 +00:00
lrint-conv.ll
…
lround-conv.ll
…
lsa.ll
…
lsr-ctrloop.ll
…
lsr-insns-cost.ll
…
lsr-postinc-pos.ll
…
lsr-profitable-chain.ll
[SCEV] Correctly propagate nowrap flags across scopes when folding invariant add through addrec
2021-10-03 15:19:33 -07:00
lxv-aligned-stack-slots.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
lxvw4x-bug.ll
…
machine-backward-cp.mir
…
machine-combiner.ll
…
machine-pre.ll
…
machinelicm-cse-dead-flag.mir
…
macro-fusion.ll
…
maddld.ll
…
mask64.ll
…
mature-mc-support.ll
…
mc-instrlat.ll
…
mcm-1.ll
…
mcm-2.ll
…
mcm-3.ll
…
mcm-4.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
mcm-5.ll
…
mcm-6.ll
…
mcm-7.ll
…
mcm-8.ll
…
mcm-9.ll
…
mcm-10.ll
…
mcm-11.ll
…
mcm-12.ll
…
mcm-13.ll
…
mcm-default.ll
…
mcm-obj-2.ll
…
mcm-obj.ll
…
mcount-insertion.ll
…
MCSE-caller-preserved-reg.ll
…
mem_update.ll
…
mem-rr-addr-mode.ll
…
memcmp-mergeexpand.ll
…
memcmp.ll
…
memcmpIR.ll
…
memCmpUsedInZeroEqualityComparison.ll
…
memcpy_dereferenceable.ll
…
memcpy-vec.ll
…
memset-nc-le.ll
…
merge_stores_dereferenceable.ll
…
merge-st-chain-op.ll
…
MergeConsecutiveStores.ll
…
mftb.ll
…
mi-peephole-splat.ll
…
mi-peephole.mir
…
mi-scheduling-lhs.ll
…
mi-simplify-code.mir
…
misched-inorder-latency.ll
…
misched.ll
…
mma-acc-memops.ll
[PowerPC][MMA] Allow MMA builtin types in pre-P10 compilation units
2021-10-05 07:59:32 -05:00
mma-acc-spill.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
mma-integer-based-outer-product.ll
…
mma-intrinsics.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
mma-outer-product.ll
[PowerPC] Inefficient register allocation of ACC registers results in many copies.
2021-07-20 10:53:40 -05:00
mma-phi-accs.ll
Revert "[HardwareLoops] Change order of SCEV expression construction for InitLoopCount."
2021-09-03 02:55:43 +00:00
MMO-flags-assertion.ll
…
more-dq-form-prepare.ll
[PowerPC] Inefficient register allocation of ACC registers results in many copies.
2021-07-20 10:53:40 -05:00
mtvsrdd.ll
…
mul-const-i64.ll
…
mul-const-vector.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
mul-const.ll
…
mul-high.ll
…
mul-with-overflow.ll
…
mulhs.ll
…
mulld.ll
…
mulli.ll
…
mult-alt-generic-powerpc64.ll
…
mult-alt-generic-powerpc.ll
…
multi-return.ll
…
named-reg-alloc-r0.ll
…
named-reg-alloc-r1-64.ll
…
named-reg-alloc-r1.ll
…
named-reg-alloc-r2-64.ll
…
named-reg-alloc-r2.ll
…
named-reg-alloc-r13-64.ll
…
named-reg-alloc-r13.ll
…
neg-abs.ll
…
neg.ll
…
negate-i1.ll
…
negctr.ll
…
no-ctr-loop-if-exit-in-nested-loop.ll
…
no-dead-strip.ll
…
no-dup-of-bdnz.ll
…
no-dup-spill-fp.ll
…
no-duplicate.ll
…
no-ext-with-count-zeros.ll
…
no-extra-fp-conv-ldst.ll
…
no-pref-jumps.ll
…
no-rlwimi-trivial-commute.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
NoCRFieldRedefWhenSpillingCRBIT.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
nofpexcept.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
nomerge.ll
…
non-debug-mi-search-frspxsrsp.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
non-simple-args-intrin.ll
…
noPermuteFormasking.ll
…
not-fixed-frame-object.ll
…
novrsave.ll
…
O3-pipeline.ll
Revert "[Remarks] Emit optimization remarks for atomics generating CAS loop"
2021-08-15 11:44:13 +02:00
opt-builtins-ppc-xlcompat-cas.ll
[PowerPC] Implement XL compatible behavior of __compare_and_swap
2021-07-23 01:16:02 +00:00
opt-cmp-inst-cr0-live.ll
…
opt-li-add-to-addi.ll
…
opt-sub-inst-cr0-live.mir
…
optcmp.ll
…
optimize-andiso.ll
…
optnone-crbits-i1-ret.ll
…
or-addressing-mode.ll
…
ori_imm32.ll
…
ori_imm64.ll
…
out-of-range-dform.ll
…
overflow-intrinsic-optimizations.ll
[PPCISelLowering] avoid emitting libcalls to __mulodi4()
2021-08-31 11:09:58 -07:00
p8-isel-sched.ll
…
p8-scalar_vector_conversions.ll
[PowerPC] Fix i64 to vector lowering on big endian
2021-07-08 11:05:09 +08:00
p8altivec-shuffles-pred.ll
…
p9_copy_fp.ll
…
p9-dform-load-alignment.ll
…
p9-vbpermd.ll
[PowerPC] Implement builtin for vbpermd
2021-09-29 06:34:31 -05:00
p9-vector-compares-and-counts.ll
…
p9-vector-sign-extend.ll
…
p9-vinsert-vextract.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
p9-xxinsertw-xxextractuw.ll
…
p10-bit-manip-ops.ll
…
p10-constants.ll
…
p10-fi-elim.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
p10-setbc-ri.ll
…
p10-setbc-rr.ll
…
p10-setbcr-ri.ll
…
p10-setbcr-rr.ll
…
p10-setboolean-ext-fp.ll
…
p10-setnbc-ri.ll
…
p10-setnbc-rr.ll
…
p10-setnbcr-ri.ll
…
p10-setnbcr-rr.ll
…
p10-spill-creq.ll
…
p10-spill-crgt.ll
…
p10-spill-crlt.ll
…
p10-spill-crun.ll
[PowerPC] Mark splat immediate instructions as rematerializable
2021-09-24 12:03:34 -05:00
p10-splatImm32.ll
…
p10-splatImm-CPload-pcrel.ll
[PowerPC] Fix materialization of SP float values on Power10
2021-07-26 19:43:10 -05:00
p10-splatImm.ll
[PowerPC] Mark splat immediate instructions as rematerializable
2021-09-24 12:03:34 -05:00
p10-string-ops.ll
…
p10-vector-divide.ll
…
p10-vector-mask-ops.ll
…
p10-vector-modulo.ll
…
p10-vector-multiply.ll
…
p10-vector-rotate.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
p10-vector-shift.ll
…
p10-vector-sign-extend.ll
…
p10-vsx-pcv.ll
…
P10-stack-alignment.ll
…
paired-vector-intrinsics.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
pcrel_ldst.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
pcrel-block-address.ll
…
pcrel-byte-loads.ll
…
pcrel-call-linkage-leaf.ll
…
pcrel-call-linkage-simple.ll
…
pcrel-call-linkage-with-calls.ll
…
pcrel-got-indirect.ll
…
pcrel-indirect-call.ll
…
pcrel-jump-table.ll
…
pcrel-linkeropt-option.ll
…
pcrel-linkeropt.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
pcrel-local-caller-toc.ll
…
pcrel-relocation-plus-offset.ll
…
pcrel-tail-calls.ll
…
pcrel-tls_get_addr_clobbers.ll
…
pcrel-tls-general-dynamic.ll
…
pcrel-tls-initial-exec.ll
…
pcrel-tls-local-dynamic.ll
…
pcrel-tls-local-exec.ll
…
pcrel.ll
…
peephole-align.ll
…
peephole-cmp-eq.mir
…
peephole-miscompile-extswsli.mir
…
peephole-phi-acc.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
peephole-subreg-def.mir
…
phi-eliminate.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
pie.ll
…
pip-inner.ll
…
popcnt-zext.ll
…
popcnt.ll
…
popcount.ll
…
post-ra-ec.ll
…
pow_massv_075_025exp.ll
[PowerPC] Add pwr7 and pwr10 support to IBM MASSV pass on AIX
2021-07-26 23:21:38 +00:00
pow.75.ll
…
power9-moves-and-splats.ll
…
powf_massv_075_025exp.ll
[PowerPC] Add pwr7 and pwr10 support to IBM MASSV pass on AIX
2021-07-26 23:21:38 +00:00
ppc32-align-long-double-sf.ll
…
ppc32-constant-BE-ppcf128.ll
…
ppc32-cyclecounter.ll
…
ppc32-i1-stack-arguments-abi-bug.ll
…
ppc32-i1-vaarg.ll
…
ppc32-i64-to-float-conv.ll
…
ppc32-lshrti3.ll
…
ppc32-nest.ll
…
ppc32-pic-large.ll
…
ppc32-pic.ll
…
ppc32-secure-plt-tls2.ll
…
ppc32-secure-plt-tls.ll
…
ppc32-selectcc-i64.ll
…
ppc32-skip-regs.ll
…
ppc32-vacopy.ll
…
ppc64-32bit-addic.ll
…
ppc64-abi-extend.ll
…
ppc64-acc-regalloc-bugfix.ll
[PowerPC] Fix issue where hint was providing the incorrect regsiter class.
2021-07-29 21:10:45 -05:00
ppc64-acc-regalloc.ll
[PowerPC] Inefficient register allocation of ACC registers results in many copies.
2021-07-20 10:53:40 -05:00
ppc64-align-long-double.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
ppc64-altivec-abi.ll
…
ppc64-anyregcc-crash.ll
…
ppc64-anyregcc.ll
…
ppc64-blnop.ll
…
ppc64-byval-align.ll
…
ppc64-byval-multi-store.ll
[PowerPC] Fix issue with lowering byval parameters.
2021-10-06 13:19:15 -05:00
ppc64-calls.ll
…
ppc64-crash.ll
…
ppc64-crsave.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
ppc64-cyclecounter.ll
…
ppc64-elf-abi.ll
…
ppc64-fastcc-fast-isel.ll
…
ppc64-fastcc.ll
…
ppc64-func-desc-hoist.ll
…
ppc64-gep-opt.ll
…
ppc64-get-cache-line-size.ll
…
ppc64-i128-abi.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
ppc64-icbt-pwr7.ll
…
ppc64-icbt-pwr8.ll
…
ppc64-inlineasm-clobber.ll
…
ppc64-linux-func-size.ll
…
ppc64-nest.ll
…
ppc64-nonfunc-calls.ll
…
ppc64-P9-mod.ll
…
ppc64-P9-setb.ll
…
ppc64-P9-vabsd.ll
…
ppc64-patchpoint.ll
…
ppc64-pre-inc-no-extra-phi.ll
…
ppc64-prefetch.ll
…
ppc64-r2-alloc.ll
…
ppc64-rop-protection.ll
…
ppc64-sibcall-shrinkwrap.ll
…
ppc64-sibcall.ll
…
ppc64-smallarg.ll
…
ppc64-stackmap-nops.ll
…
ppc64-stackmap.ll
…
ppc64-toc.ll
…
ppc64-vaarg-int.ll
…
ppc64-varargs.ll
…
ppc64-xxsplti32dx-pattern-check.ll
…
ppc64-zext.ll
…
ppc64le-aggregates.ll
…
ppc64le-calls.ll
…
ppc64le-crsave.ll
…
ppc64le-localentry-large.ll
…
ppc64le-localentry.ll
…
ppc64le-smallarg.ll
…
ppc440-fp-basic.ll
…
ppc440-msync.ll
…
ppc_fp128-bcwriter.ll
…
ppc-32bit-build-vector.ll
…
ppc-32bit-shift.ll
…
ppc-crbits-onoff.ll
…
ppc-ctr-dead-code.ll
…
ppc-disable-non-volatile-cr.ll
…
ppc-empty-fs.ll
…
ppc-label2.ll
…
ppc-label.ll
…
ppc-partword-atomic.ll
…
ppc-passname-assert.ll
…
ppc-passname.ll
…
ppc-prologue.ll
…
ppc-redzone-alignment-bug.ll
…
ppc-shrink-wrapping.ll
…
ppc-vaarg-agg.ll
…
ppcf128-1-opt.ll
…
ppcf128-1.ll
…
ppcf128-2.ll
…
ppcf128-3.ll
…
ppcf128-4.ll
…
ppcf128-constrained-fp-intrinsics.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
ppcf128-endian.ll
…
ppcf128-freeze.mir
…
ppcf128sf.ll
…
ppcsoftops.ll
…
pr3711_widen_bit.ll
…
pr12757.ll
…
pr13641.ll
…
pr13891.ll
…
pr15031.ll
…
pr15359.ll
…
pr15630.ll
…
pr15632.ll
…
pr16556-2.ll
…
pr16556.ll
…
pr16573.ll
…
pr17168.ll
…
pr17354.ll
…
pr18663-2.ll
…
pr18663.ll
…
pr20442.ll
…
pr22711.ll
…
pr24216.ll
…
pr24546.ll
…
pr24636.ll
…
pr25080.ll
…
pr25157-peephole.ll
…
pr25157.ll
…
pr26180.ll
…
pr26193.ll
…
pr26356.ll
…
pr26378.ll
…
pr26381.ll
…
pr26617.ll
…
pr26690.ll
…
pr27078.ll
…
pr27350.ll
…
pr28130.ll
…
pr28630.ll
…
pr30451.ll
…
pr30640.ll
…
pr30663.ll
…
pr30715.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
pr31144.ll
…
pr32063.ll
…
pr32140.ll
…
pr33093.ll
…
pr33547.ll
…
pr35402.ll
…
pr35688.ll
[MemorySSA] Remove -enable-mssa-loop-dependency option
2021-08-16 20:59:37 +02:00
pr36068.ll
…
pr36292.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
pr38087.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
pr38899-split-register-at-spill.mir
…
pr39478.ll
…
pr39815.ll
…
pr40922.ll
…
pr41088.ll
…
pr41177.ll
…
pr42492.ll
Recommit [ScalarEvolution] Make getMinusSCEV() fail for unrelated pointers.
2021-07-06 12:16:05 -07:00
pr43527.ll
…
pr43976.ll
…
pr44183.ll
…
pr44239.ll
…
pr45186.ll
…
pr45297.ll
…
pr45301.ll
…
pr45432.ll
…
pr45448.ll
…
pr45628.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
pr45709.ll
…
pr46759.ll
…
pr46923.ll
…
pr47373.ll
…
pr47660.ll
…
pr47707.ll
…
pr47830.ll
…
pr47891.ll
…
pr47916.ll
[PowerPC] Disable permuted SCALAR_TO_VECTOR on LE without direct moves
2021-07-07 13:50:49 -05:00
pr48388.ll
…
pr48519.ll
…
pr48527.ll
…
pr49092.ll
…
pr49509.ll
…
PR3488.ll
…
PR33636.ll
…
PR33671.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
PR35812-neg-cmpxchg.ll
…
pre-inc-disable.ll
[PowerPC] Simplify PPC codegen test pre-inc-disable.ll
2021-10-12 20:12:31 +00:00
prefer-dqform.ll
…
preinc-ld-sel-crash.ll
…
preincprep-i64-check.ll
…
preincprep-invoke.ll
…
preincprep-nontrans-crash.ll
…
private.ll
…
prolog_vec_spills.mir
…
pwr3-6x.ll
…
pwr7-gt-nop.ll
…
pzero-fp-xored.ll
…
quadint-return.ll
…
r31.ll
…
read-set-flm.ll
…
recipest.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
reduce_cr.ll
…
reduce_scalarization02.ll
…
reduce_scalarization.ll
[PowerPC] Add prefix load pattern for fpext to v2f64
2021-09-21 12:45:24 -05:00
redundant-copy-after-tail-dup.ll
…
reg_copy.mir
…
reg-coalesce-simple.ll
…
reg-names.ll
…
reg-scavenging.ll
…
register-pressure-reduction.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
reloc-align.ll
…
remap-crash.ll
…
remat-imm.ll
…
rematerializable-instruction-machine-licm.ll
…
remove-copy-crunsetcrbit.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
remove-implicit-use.mir
…
remove-redundant-li-implicit-reg.mir
[PowerPC] Remove implicit use register after transformToImmFormFedByLI()
2021-07-09 04:42:54 +00:00
remove-redundant-li-skip-imp-kill.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
remove-redundant-load-imm.ll
…
remove-redundant-load-imm.mir
…
remove-redundant-moves.ll
…
remove-redundant-toc-saves.ll
…
remove-self-copies.mir
…
repeated-fp-divisors.ll
…
resolvefi-basereg.ll
…
resolvefi-disp.ll
…
restore-r30.ll
…
retaddr2.ll
…
retaddr_multi_levels.ll
[PowerPC] Fix return address computation for "__builtin_return_address"
2021-08-12 09:44:49 -05:00
retaddr.ll
…
return-val-i128.ll
…
rlwimi2.ll
…
rlwimi3.ll
…
rlwimi-and-or-bits.ll
…
rlwimi-and.ll
…
rlwimi-commute.ll
…
rlwimi-dyn-and.ll
…
rlwimi-keep-rsh.ll
…
rlwimi.ll
…
rlwinm2.ll
…
rlwinm_rldicl_to_andi.mir
…
rlwinm-zero-ext.ll
…
rlwinm.ll
…
rm-zext.ll
…
rotl-2.ll
…
rotl-64.ll
…
rotl-rotr-crash.ll
…
rotl.ll
…
rounding-ops.ll
…
rounding-rm-flag.ll
…
rs-undef-use.ll
…
s000-alias-misched.ll
…
sat-add.ll
[ISel] Expand saddsat and ssubsat via asr and xor
2021-08-19 16:08:07 +01:00
sat-register-clobber.ll
…
saturating-intrinsics.ll
…
save-bp.ll
…
save-cr-ppc32svr4.ll
…
save-crbp-ppc32svr4.ll
…
scalar_cmp.ll
…
scalar_vector_test_1.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
scalar_vector_test_2.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
scalar_vector_test_3.ll
…
scalar_vector_test_4.ll
…
scalar_vector_test_5.ll
[PowerPC] Fix copy/paste error in scalar_to_vector patterns
2021-08-06 02:59:01 +00:00
scalar-double-ldst.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
scalar-equal.ll
…
scalar-float-ldst.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
scalar-i8-ldst.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
scalar-i16-ldst.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
scalar-i32-ldst.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
scalar-i64-ldst.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
scalar-min-max.ll
…
scalar-rounding-ops.ll
…
scavenging.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
sched-addi.ll
…
schedule-addi-load.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
scheduling-mem-dependency.ll
…
sdag-ppcf128.ll
…
sdiv-pow2.ll
…
sections.ll
…
select_const.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
select_lt0.ll
…
select-addrRegRegOnly.ll
…
select-cc.ll
…
select-constant-xor.ll
[DAG] Fix GT -> GE condition when creating SetCC
2021-09-08 12:41:51 +01:00
select-i1-vs-i1.ll
…
select-to-branch.mir
…
select.ll
…
selectiondag-extload-computeknownbits.ll
…
selectiondag-sextload.ll
…
set0-v8i16.ll
…
setcc_no_zext.ll
…
setcc-logic.ll
…
setcc-sub-flag.ll
…
setcc-to-sub.ll
…
setcc-vector.ll
…
setcclike-or-comb.ll
…
setcr_bc2.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
setcr_bc3.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
setcr_bc.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
seteq-0.ll
…
setrnd.ll
…
sext-vector-inreg.ll
…
sh-overflow.mir
…
shift128.ll
…
shift_mask.ll
…
shift-cmp.ll
…
shl_elim.ll
…
shl_sext.ll
…
shrink-wrap.ll
…
shrink-wrap.mir
…
sign_ext_inreg1.ll
…
sign-ext-atomics.ll
…
signbit-shift.ll
…
simplifyConstCmpToISEL.ll
…
sink-down-more-instructions-1.mir
[PowerPC] Set branch/call instructions as no hasSideEffects
2021-08-30 12:23:35 +08:00
sink-down-more-instructions-regpressure-high.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
sink-side-effect.ll
[PowerPC] Set branch/call instructions as no hasSideEffects
2021-08-30 12:23:35 +08:00
sj-ctr-loop.ll
…
sjlj_no0x.ll
…
sjlj.ll
…
small-arguments.ll
…
sms-cpy-1.ll
…
sms-grp-order.ll
…
sms-iterator.ll
…
sms-phi-1.ll
…
sms-phi-2.ll
…
sms-phi-3.ll
…
sms-phi-5.ll
…
sms-phi.ll
…
sms-remark.ll
…
sms-simple.ll
…
smulfixsat.ll
[DAG] Remove oneuse check in select_cc setgt X, -1, C, ~C fold
2021-09-05 16:18:31 +01:00
spe-fastmath.ll
…
spe-hwdouble.ll
[NFC][PowerPC] Fix spe.ll to work with update_llc_test_checks.py again
2021-07-28 17:13:05 +01:00
spe.ll
Handle subregs and superregs in callee-saved register mask
2021-07-29 16:53:29 +01:00
spill_p9_setb.ll
…
spill-nor0.ll
…
spill-nor0.mir
…
spill-vec-pair.ll
…
splat-bug.ll
…
splat-larger-types-as-v16i8.ll
…
split-index-tc.ll
…
splitstore-check-volatile.ll
…
srem-lkk.ll
…
srem-seteq-illegal-types.ll
…
srem-vector-lkk.ll
RegAllocGreedy: Account for reserved registers in num regs heuristic
2021-09-14 21:00:29 -04:00
srl-mask.ll
…
stack_pointer_vec_spills.mir
…
stack-clash-dynamic-alloca.ll
…
stack-clash-prologue-nounwind.ll
…
stack-clash-prologue.ll
…
stack-coloring-vararg.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
stack-guard-oob.ll
…
stack-guard-reassign.ll
…
stack-no-redzone.ll
…
stack-protector.ll
…
stack-realign.ll
…
stack-restore-with-setjmp.ll
…
stackmap-frame-setup.ll
…
stacksize.ll
…
std-unal-fi.ll
…
stdux-constuse.ll
…
stfiwx-2.ll
…
stfiwx.ll
…
store_fptoi.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
store-combine.ll
…
store-constant.ll
…
store-load-fwd.ll
…
store-rightmost-vector-elt.ll
…
store-update.ll
…
structsinmem.ll
…
structsinregs.ll
[PowerPC] Fix issue with lowering byval parameters.
2021-10-06 13:19:15 -05:00
stubs.ll
…
stwu8.ll
…
stwu-gta.ll
…
stwu-sched.ll
…
stwux.ll
…
sub-bv-types.ll
…
sub-of-not.ll
…
subc.ll
…
subreg-killed.mir
…
subreg-postra-2.ll
…
subreg-postra.ll
…
subtract_from_imm.ll
…
svr4-redzone.ll
…
swap-reduction.ll
…
swaps-le-1.ll
…
swaps-le-2.ll
…
swaps-le-3.ll
…
swaps-le-4.ll
…
swaps-le-5.ll
…
swaps-le-6.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
swaps-le-7.ll
…
swaps-le-8.ll
…
tail-dup-analyzable-fallthrough.ll
…
tail-dup-branch-to-fallthrough.ll
…
tail-dup-break-cfg.ll
…
tail-dup-layout.ll
…
tailcall1-64.ll
…
tailcall1.ll
…
tailcall-speculatable-callee.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
tailcall-string-rvo.ll
…
tailcallpic1.ll
…
test_call_aix.ll
…
test_func_desc.ll
…
test-and-cmp-folding.ll
…
test-vector-insert.ll
[PowerPC] Improved codegen related to xscvdpsxws/xscvdpuxws
2021-09-30 14:31:00 -05:00
testBitReverse.ll
…
testComparesi32gtu.ll
…
testComparesi32leu.ll
…
testComparesi32ltu.ll
…
testComparesieqsc.ll
…
testComparesieqsi.ll
…
testComparesieqsll.ll
…
testComparesieqss.ll
…
testComparesiequc.ll
…
testComparesiequi.ll
…
testComparesiequll.ll
…
testComparesiequs.ll
…
testComparesigesc.ll
…
testComparesigesi.ll
…
testComparesigesll.ll
…
testComparesigess.ll
…
testComparesigeuc.ll
…
testComparesigeui.ll
…
testComparesigeull.ll
…
testComparesigeus.ll
…
testComparesigtsc.ll
…
testComparesigtsi.ll
…
testComparesigtsll.ll
…
testComparesigtss.ll
…
testComparesigtuc.ll
…
testComparesigtui.ll
…
testComparesigtus.ll
…
testComparesilesc.ll
…
testComparesilesi.ll
…
testComparesilesll.ll
…
testComparesiless.ll
…
testComparesileuc.ll
…
testComparesileui.ll
…
testComparesileull.ll
…
testComparesileus.ll
…
testComparesiltsc.ll
…
testComparesiltsi.ll
…
testComparesiltsll.ll
…
testComparesiltss.ll
…
testComparesiltuc.ll
…
testComparesiltui.ll
…
testComparesiltus.ll
…
testComparesinesc.ll
…
testComparesinesi.ll
…
testComparesinesll.ll
…
testComparesiness.ll
…
testComparesineuc.ll
…
testComparesineui.ll
…
testComparesineull.ll
…
testComparesineus.ll
…
testCompareslleqsc.ll
…
testCompareslleqsi.ll
…
testCompareslleqsll.ll
…
testCompareslleqss.ll
…
testComparesllequc.ll
…
testComparesllequi.ll
…
testComparesllequll.ll
…
testComparesllequs.ll
…
testComparesllgesc.ll
…
testComparesllgesi.ll
…
testComparesllgesll.ll
…
testComparesllgess.ll
…
testComparesllgeuc.ll
…
testComparesllgeui.ll
…
testComparesllgeull.ll
…
testComparesllgeus.ll
…
testComparesllgtsll.ll
…
testComparesllgtuc.ll
…
testComparesllgtui.ll
…
testComparesllgtus.ll
…
testCompareslllesc.ll
…
testCompareslllesi.ll
…
testCompareslllesll.ll
…
testComparesllless.ll
…
testComparesllleuc.ll
…
testComparesllleui.ll
…
testComparesllleull.ll
…
testComparesllleus.ll
…
testComparesllltsll.ll
…
testComparesllltuc.ll
…
testComparesllltui.ll
…
testComparesllltus.ll
…
testComparesllnesll.ll
…
testComparesllneull.ll
…
thread-pointer.ll
…
tls_get_addr_clobbers.ll
…
tls_get_addr_fence1.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
tls_get_addr_fence2.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
tls_get_addr_stackframe.ll
…
tls-cse.ll
…
tls-pic.ll
…
tls-pie-xform.ll
…
tls-store2.ll
…
tls.ll
…
toc-data.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
toc-float.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
toc-load-sched-bug.ll
…
tocSaveInPrologue.ll
…
topdepthreduce-postra.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
trampoline.ll
…
trunc-srl-load.ll
…
two-address-crash.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
uint-to-fp-v4i32.ll
…
uint-to-ppcfp128-crash.ll
…
umulfixsat.ll
…
umulo-128-legalisation-lowering.ll
…
unal4-std.ll
…
unal-altivec2.ll
…
unal-altivec-wint.ll
…
unal-altivec.ll
…
unal-vec-ldst.ll
…
unal-vec-negarith.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
unaligned-addressing-mode.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
unaligned-dqform-ld.ll
[PowerPC] Add FI alignment check if the addressing mode is DS/DQ-Form, emit X-Form if necessary.
2021-07-13 12:31:52 -05:00
unaligned-floats.ll
…
unaligned.ll
[DAG] TransformFPLoadStorePair - replace getABITypeAlign with allowsMemoryAccess (PR45116)
2021-08-24 13:11:27 +01:00
unreachable-mbb-jtreference-elimination.ll
…
unsafe-math.ll
…
unwind-dw2-g.ll
…
unwind-dw2.ll
…
urem-lkk.ll
…
urem-seteq-illegal-types.ll
…
urem-vector-lkk.ll
RegAllocGreedy: Account for reserved registers in num regs heuristic
2021-09-14 21:00:29 -04:00
use-cr-result-of-dom-icmp-st.ll
…
uwtables.ll
…
vaddsplat.ll
…
varargs-struct-float.ll
…
varargs.ll
…
variable_elem_vec_extracts.ll
…
vavg.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vcmp-fold.ll
…
vec_abs.ll
…
vec_absd.ll
…
vec_add_sub_doubleword.ll
…
vec_add_sub_quadword.ll
…
vec_auto_constant.ll
…
vec_br_cmp.ll
…
vec_buildvector_loadstore.ll
…
vec_call.ll
…
vec_clz.ll
…
vec_cmp.ll
…
vec_cmpd_p7.ll
…
vec_cmpd.ll
…
vec_cmpq.ll
…
vec_constants.ll
…
vec_conv_fp32_to_i8_elts.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vec_conv_fp32_to_i16_elts.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vec_conv_fp32_to_i64_elts.ll
…
vec_conv_fp64_to_i8_elts.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vec_conv_fp64_to_i16_elts.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vec_conv_fp64_to_i32_elts.ll
[PowerPC] Improved codegen related to xscvdpsxws/xscvdpuxws
2021-09-30 14:31:00 -05:00
vec_conv_fp_to_i_4byte_elts.ll
…
vec_conv_fp_to_i_8byte_elts.ll
…
vec_conv_i8_to_fp32_elts.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vec_conv_i8_to_fp64_elts.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vec_conv_i16_to_fp32_elts.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vec_conv_i16_to_fp64_elts.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vec_conv_i32_to_fp64_elts.ll
…
vec_conv_i64_to_fp32_elts.ll
…
vec_conv_i_to_fp_4byte_elts.ll
…
vec_conv_i_to_fp_8byte_elts.ll
…
vec_conv.ll
…
vec_extload.ll
…
vec_extract_p9_2.ll
…
vec_extract_p9.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vec_fmuladd.ll
…
vec_fneg.ll
…
vec_insert_elt.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
vec_insert.ll
…
vec_int_ext.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vec_int_to_double_shuffle.ll
[PowerPC] Fix shift amount of xxsldwi when performing vector int_to_double
2021-08-06 06:01:29 +00:00
vec_mergeow.ll
…
vec_minmax.ll
…
vec_misaligned.ll
…
vec_mul_even_odd.ll
…
vec_mul.ll
…
vec_perf_shuffle.ll
…
vec_popcnt.ll
…
vec_revb.ll
…
vec_rotate_shift.ll
…
vec_rounding.ll
…
vec_select.ll
…
vec_shift.ll
…
vec_shuffle_le.ll
…
vec_shuffle_p8vector_le.ll
…
vec_shuffle_p8vector.ll
…
vec_shuffle.ll
…
vec_sldwi.ll
Fix typo of colon to semicolon in lit tests
2021-10-09 10:03:50 +08:00
vec_splat_constant.ll
…
vec_splat.ll
…
vec_sqrt.ll
…
vec_urem_const.ll
…
vec_veqv_vnand_vorc.ll
…
vec_vrsave.ll
…
vec_xxpermdi.ll
…
vec_zero.ll
…
vec-abi-align.ll
…
vec-asm-disabled.ll
…
vec-bswap.ll
…
vec-extract-itofp.ll
…
vec-itofp.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vec-min-max.ll
…
vec-select.ll
…
vec-trunc2.ll
…
vec-trunc.ll
…
vector-constrained-fp-intrinsics.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vector-copysign.ll
…
vector-extend-sign.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vector-identity-shuffle.ll
…
vector-ldst.ll
[PowerPC] Exploit Prefixed Load/Stores using the refactored Load/Store Implementation
2021-09-14 08:39:49 -05:00
vector-merge-store-fp-constants.ll
…
vector-popcnt-128-ult-ugt.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vector-rotates.ll
…
vector-rounding-ops.ll
…
vector.ll
…
vmladduhm.ll
…
vperm-instcombine.ll
…
vperm-lowering.ll
…
vrsave-inline-asm.ll
…
vrspill.ll
…
vsel-prom.ll
…
vselect-constants.ll
…
vsx_builtins.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vsx_insert_extract_le.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vsx_scalar_ld_st.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vsx_shuffle_le.ll
…
vsx-args.ll
…
VSX-DForm-Scalars.ll
…
vsx-div.ll
…
vsx-elementary-arith.ll
…
vsx-fma-m.ll
…
vsx-fma-mutate-trivial-copy.ll
…
vsx-fma-mutate-undef.ll
…
vsx-fma-sp.ll
…
vsx-infl-copy1.ll
…
vsx-infl-copy2.ll
…
vsx-ldst-builtin-le.ll
…
vsx-ldst.ll
…
vsx-minmax.ll
…
vsx-p8.ll
…
vsx-p9.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vsx-partword-int-loads-and-stores.ll
…
vsx-recip-est.ll
…
vsx-self-copy.ll
…
vsx-shuffle-le-load.ll
…
vsx-shuffle-le-multiple-uses.ll
…
vsx-spill-norwstore.ll
…
vsx-spill.ll
…
vsx-vec-spill.ll
…
vsx-word-splats.ll
…
VSX-XForm-Scalars.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vsx.ll
[PowerPC] Update Refactored Load/Store Implementation, XForm VSX Patterns, and Tests
2021-07-16 09:28:48 -05:00
vsxD-Form-spills.ll
…
vtable-reloc.ll
…
wa-asm-fpr.ll
…
weak_def_can_be_hidden.ll
…
xray-attribute-instrumentation.ll
…
xray-conditional-return.ll
…
xray-ret-is-terminator.ll
…
xray-tail-call-hidden.ll
…
xray-tail-call-sled.ll
…
xvcmpeqdp-v2f64.ll
…
xxeval-and-nand.ll
…
xxleqv_xxlnand_xxlorc.ll
…
xxpermdi_mnemonics.s
…
zero-not-run.ll
…
zext-and-cmp.ll
…
zext-bitperm.ll
…
zext-free.ll
…