Files
clang-p2996/llvm/test/CodeGen/ARM
John Brawn e60f4e4b8d [ARM] Fix incorrect mask bits in MSR encoding for write_register intrinsic
In the encoding of system registers in the M-class MSR instruction the mask bits
should be 2 for registers that don't take a _<bits> qualifier (the instruction
is unpredictable otherwise), and should also be 2 if the register takes a
_<bits> qualifier but it's not present as no _<bits> is an alias for _nzcvq.

Differential Revision: https://reviews.llvm.org/D29828

llvm-svn: 294762
2017-02-10 17:41:08 +00:00
..
2016-06-16 16:09:53 +00:00
2016-05-19 12:59:17 +00:00
2016-05-19 12:59:17 +00:00
2016-06-16 16:09:53 +00:00
2016-06-20 17:45:33 +00:00
2016-12-27 18:35:19 +00:00
2016-04-08 18:15:37 +00:00
2016-10-27 10:43:02 +00:00
2016-10-19 16:58:59 +00:00
2016-06-16 16:09:53 +00:00
2016-12-27 18:35:19 +00:00
2016-12-27 18:35:19 +00:00