This website requires JavaScript.
Explore
Help
Register
Sign In
caio
/
clang-p2996
Watch
1
Star
0
Fork
0
You've already forked clang-p2996
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
a78861fc55d18046989ff4d624a037e9181da170
clang-p2996
/
llvm
/
test
/
Transforms
/
InstCombine
/
AArch64
History
Paul Walker
5bb34803a4
[NFC] Migrate tests to use autoupdate for CHECK lines.
2024-10-22 12:55:15 +00:00
..
2012-04-23-Neon-Intrinsics.ll
[NFC] Migrate tests to use autoupdate for CHECK lines.
2024-10-22 12:55:15 +00:00
aes-intrinsics.ll
[NFC] Migrate tests to use autoupdate for CHECK lines.
2024-10-22 12:55:15 +00:00
demandelts.ll
…
dmb-intrinsics.ll
[AArch64][InstCombine] Eliminate redundant barrier intrinsics (
#112023
)
2024-10-17 21:04:04 +04:00
lit.local.cfg
…
neon-min-max-intrinsics.ll
…
sme-svcount.ll
…
sve-inst-combine-cmpne.ll
[instCombine][bugfix] Fix crash caused by using of cast in instCombineSVECmpNE (
#102472
)
2024-08-23 15:30:51 +01:00
sve-intrinsic-abs-srshl.ll
…
sve-intrinsic-comb-all-active-lanes-cvt.ll
[AArch64][SVE] Fix definition of bfloat fcvt intrinsics. (
#110281
)
2024-10-03 12:36:01 +01:00
sve-intrinsic-comb-m-forms-no-active-lanes.ll
…
sve-intrinsic-comb-no-active-lanes-cmp.ll
…
sve-intrinsic-comb-no-active-lanes-cvt.ll
[AArch64][SVE] Fix definition of bfloat fcvt intrinsics. (
#110281
)
2024-10-03 12:36:01 +01:00
sve-intrinsic-comb-no-active-lanes-loads.ll
…
sve-intrinsic-comb-no-active-lanes-prf.ll
…
sve-intrinsic-comb-no-active-lanes-stores.ll
…
sve-intrinsic-comb-no-active-lanes-to-zero.ll
[AArch64] replace SVE intrinsics with no active lanes with zero (
#107413
)
2024-09-09 10:28:01 +01:00
sve-intrinsic-dupqlane.ll
…
sve-intrinsic-fma-binops.ll
…
sve-intrinsic-fmul_u-idempotency.ll
…
sve-intrinsic-fmul-idempotency.ll
…
sve-intrinsic-gatherscatter.ll
…
sve-intrinsic-insr.ll
[LLVM][InstCombine][AArch64] sve.insr(splat(x), x) ==> splat(x) (
#109445
)
2024-09-24 15:11:36 +01:00
sve-intrinsic-loadstore.ll
…
sve-intrinsic-mul_u-idempotency.ll
…
sve-intrinsic-mul-idempotency.ll
…
sve-intrinsic-muladdsub.ll
…
sve-intrinsic-opts-clast.ll
…
sve-intrinsic-opts-cmpne.ll
…
sve-intrinsic-opts-counting-elems.ll
…
sve-intrinsic-opts-dup.ll
…
sve-intrinsic-opts-lasta-lastb.ll
…
sve-intrinsic-opts-reinterpret.ll
…
sve-intrinsic-opts-unpkhi-unpklo.ll
…
sve-intrinsic-opts-uzp1.ll
…
sve-intrinsic-opts-zip.ll
…
sve-intrinsic-sdiv.ll
[AArch64][InstCombine] Bail from combining SRAD on +/-1 divisor (
#109274
)
2024-09-20 13:53:02 +01:00
sve-intrinsic-sel.ll
…
sve-intrinsic-strictfp.ll
…
sve-intrinsic-tbl-dupx.ll
…
sve-intrinsic-to-svbool-binops.ll
…
sve-intrinsics-combine-to-u-forms.ll
…
sve-intrinsics-ptest.ll
…
sve-intrinsics-rdffr-predication.ll
…
tbl1.ll
…
VectorUtils_heuristics.ll
…