caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
a96480ebc187e4e3722b7cdfd582fe3441211b13
clang-p2996/llvm/test/CodeGen/RISCV
History
Shiva Chen 7cc03bd064 [RISCV] Put data smaller than eight bytes to small data section 
Because of gp = sdata_start_address + 0x800, gp with signed twelve-bit offset
could covert most of the small data section. Linker relaxation could transfer
the multiple data accessing instructions to a gp base with signed twelve-bit
offset instruction.

Differential Revision: https://reviews.llvm.org/D57493

llvm-svn: 358150
2019-04-11 04:59:13 +00:00
..
addc-adde-sube-subc.ll
…
align.ll
…
alloca.ll
…
alu8.ll
[RISCV] Introduce codegen patterns for instructions introduced in RV64I
2018-11-30 09:38:44 +00:00
alu16.ll
[RISCV] Introduce codegen patterns for instructions introduced in RV64I
2018-11-30 09:38:44 +00:00
alu32.ll
[RISCV] Add patterns for RV64I SLLW/SRLW/SRAW instructions
2019-01-12 07:32:31 +00:00
alu64.ll
[RISCV] Add patterns for RV64I SLLW/SRLW/SRAW instructions
2019-01-12 07:32:31 +00:00
analyze-branch.ll
…
arith-with-overflow.ll
…
atomic-cmpxchg-flag.ll
[RISCV] Do a sign-extension in a compare-and-swap of 32 bit in RV64A
2019-03-11 21:41:22 +00:00
atomic-cmpxchg.ll
Reapply: [RISCV] Set isAsCheapAsAMove for ADDI, ORI, XORI, LUI
2019-01-25 20:22:49 +00:00
atomic-fence.ll
[RISCV][NFC] Add CHECK lines for atomic operations on RV64I
2019-01-11 19:46:48 +00:00
atomic-load-store.ll
[RISCV] Add codegen support for RV64A
2019-01-17 10:04:39 +00:00
atomic-rmw.ll
[RISCV] Optimize emission of SELECT sequences
2019-03-22 10:45:03 +00:00
bare-select.ll
…
blockaddress.ll
…
branch-relaxation.ll
…
branch.ll
…
bswap-ctlz-cttz-ctpop.ll
[RISCV] Only mark fp as reserved if the function has a dedicated frame pointer
2019-03-13 16:33:45 +00:00
byval.ll
…
callee-saved-fpr32s.ll
[RISCV] Add codegen support for ilp32f, ilp32d, lp64f, and lp64d ("hard float") ABIs
2019-03-30 17:59:30 +00:00
callee-saved-fpr64s.ll
[RISCV] Add codegen support for ilp32f, ilp32d, lp64f, and lp64d ("hard float") ABIs
2019-03-30 17:59:30 +00:00
callee-saved-gprs.ll
[RISCV] Add codegen support for ilp32f, ilp32d, lp64f, and lp64d ("hard float") ABIs
2019-03-30 17:59:30 +00:00
calling-conv-ilp32-ilp32f-common.ll
[RISCV] Add codegen support for ilp32f, ilp32d, lp64f, and lp64d ("hard float") ABIs
2019-03-30 17:59:30 +00:00
calling-conv-ilp32-ilp32f-ilp32d-common.ll
[RISCV] Add codegen support for ilp32f, ilp32d, lp64f, and lp64d ("hard float") ABIs
2019-03-30 17:59:30 +00:00
calling-conv-ilp32.ll
[RISCV] Only mark fp as reserved if the function has a dedicated frame pointer
2019-03-13 16:33:45 +00:00
calling-conv-ilp32d.ll
[RISCV] Add codegen support for ilp32f, ilp32d, lp64f, and lp64d ("hard float") ABIs
2019-03-30 17:59:30 +00:00
calling-conv-ilp32f-ilp32d-common.ll
[RISCV] Add codegen support for ilp32f, ilp32d, lp64f, and lp64d ("hard float") ABIs
2019-03-30 17:59:30 +00:00
calling-conv-lp64-lp64f-common.ll
[RISCV] Add codegen support for ilp32f, ilp32d, lp64f, and lp64d ("hard float") ABIs
2019-03-30 17:59:30 +00:00
calling-conv-lp64-lp64f-lp64d-common.ll
[RISCV] Add codegen support for ilp32f, ilp32d, lp64f, and lp64d ("hard float") ABIs
2019-03-30 17:59:30 +00:00
calling-conv-lp64.ll
[RISCV] Only mark fp as reserved if the function has a dedicated frame pointer
2019-03-13 16:33:45 +00:00
calling-conv-rv32f-ilp32.ll
Reapply: [RISCV] Set isAsCheapAsAMove for ADDI, ORI, XORI, LUI
2019-01-25 20:22:49 +00:00
calling-conv-sext-zext.ll
…
calls.ll
[RISCV] Only mark fp as reserved if the function has a dedicated frame pointer
2019-03-13 16:33:45 +00:00
codemodel-lowering.ll
[RISCV] Implement adding a displacement to a BlockAddress
2019-04-05 08:40:57 +00:00
compress-inline-asm.ll
…
compress.ll
…
disable-tail-calls.ll
…
div.ll
[RISCV] Introduce codegen patterns for RV64M-only instructions
2019-01-12 07:43:06 +00:00
double-arith.ll
[RISCV] Implement RV64D codegen
2019-02-01 03:53:30 +00:00
double-bitmanip-dagcombines.ll
[RISCV] Implement RV64D codegen
2019-02-01 03:53:30 +00:00
double-br-fcmp.ll
[RISCV] Add seto pattern expansion
2019-04-01 09:54:14 +00:00
double-calling-conv.ll
[RISCV] Add DAGCombine for (SplitF64 (ConstantFP x))
2019-03-30 09:15:47 +00:00
double-convert.ll
[RISCV] Implement RV64D codegen
2019-02-01 03:53:30 +00:00
double-fcmp.ll
[RISCV] Add seto pattern expansion
2019-04-01 09:54:14 +00:00
double-frem.ll
[RISCV] Mark FREM as Expand
2018-11-15 14:46:11 +00:00
double-imm.ll
[RISCV] Add DAGCombine for (SplitF64 (ConstantFP x))
2019-03-30 09:15:47 +00:00
double-intrinsics.ll
[RISCV] Only mark fp as reserved if the function has a dedicated frame pointer
2019-03-13 16:33:45 +00:00
double-mem.ll
[RISCV] Only mark fp as reserved if the function has a dedicated frame pointer
2019-03-13 16:33:45 +00:00
double-previous-failure.ll
[RISCV] Add DAGCombine for (SplitF64 (ConstantFP x))
2019-03-30 09:15:47 +00:00
double-select-fcmp.ll
[RISCV] Add seto pattern expansion
2019-04-01 09:54:14 +00:00
double-stack-spill-restore.ll
[RISCV] Implement RV64D codegen
2019-02-01 03:53:30 +00:00
fixups-diff.ll
…
fixups-relax-diff.ll
[RISCV] Support .option relax and .option norelax
2018-11-12 14:25:07 +00:00
float-arith.ll
[RISCV] Add RV64F codegen support
2019-01-31 22:48:38 +00:00
float-bitmanip-dagcombines.ll
[RISCV] Add RV64F codegen support
2019-01-31 22:48:38 +00:00
float-br-fcmp.ll
[RISCV] Add seto pattern expansion
2019-04-01 09:54:14 +00:00
float-convert.ll
[RISCV] Add RV64F codegen support
2019-01-31 22:48:38 +00:00
float-fcmp.ll
[RISCV] Add seto pattern expansion
2019-04-01 09:54:14 +00:00
float-frem.ll
[RISCV] Mark FREM as Expand
2018-11-15 14:46:11 +00:00
float-imm.ll
[RISCV] Add RV64F codegen support
2019-01-31 22:48:38 +00:00
float-intrinsics.ll
[RISCV] Only mark fp as reserved if the function has a dedicated frame pointer
2019-03-13 16:33:45 +00:00
float-mem.ll
[RISCV] Only mark fp as reserved if the function has a dedicated frame pointer
2019-03-13 16:33:45 +00:00
float-select-fcmp.ll
[RISCV] Add seto pattern expansion
2019-04-01 09:54:14 +00:00
flt-rounds.ll
[SelectionDAG] Support result type promotion for FLT_ROUNDS_
2018-11-30 13:18:33 +00:00
fp128.ll
[RISCV] Avoid unnecessary XOR for seteq/setne 0
2018-11-09 14:47:36 +00:00
frame.ll
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
frameaddr-returnaddr.ll
[SelectionDAG] Support promotion of FRAMEADDR/RETURNADDR operands
2018-11-30 10:02:06 +00:00
get-setcc-result-type.ll
[RISCV] Avoid unnecessary XOR for seteq/setne 0
2018-11-09 14:47:36 +00:00
hoist-global-addr-base.ll
…
i32-icmp.ll
[RISCV] Improve codegen for icmp {ne,eq} with a constant
2019-03-26 12:55:00 +00:00
imm-cse.ll
…
imm.ll
Reapply: [RISCV] Set isAsCheapAsAMove for ADDI, ORI, XORI, LUI
2019-01-25 20:22:49 +00:00
indirectbr.ll
…
init-array.ll
…
inline-asm.ll
[RISCV][NFC] Add RV64I CHECK lines to inline-asm.ll test
2019-02-14 13:09:54 +00:00
interrupt-attr-args-error.ll
…
interrupt-attr-invalid.ll
…
interrupt-attr-nocall.ll
…
interrupt-attr-ret-error.ll
…
interrupt-attr.ll
…
jumptable.ll
Reapply: [RISCV] Set isAsCheapAsAMove for ADDI, ORI, XORI, LUI
2019-01-25 20:22:49 +00:00
large-stack.ll
[RISCV] Only mark fp as reserved if the function has a dedicated frame pointer
2019-03-13 16:33:45 +00:00
legalize-fneg.ll
[RISCV] Regenerate test/CodeGen/RISCV/legalize-fneg.ll after rL356068
2019-03-13 18:25:23 +00:00
lit.local.cfg
…
lsr-legaladdimm.ll
…
mattr-invalid-combination.ll
[RISCV] Add basic RV32E definitions and MC layer support
2019-03-22 11:21:40 +00:00
mem64.ll
[RISCV] Introduce codegen patterns for instructions introduced in RV64I
2018-11-30 09:38:44 +00:00
mem.ll
…
mul.ll
[RISCV] Introduce codegen patterns for RV64M-only instructions
2019-01-12 07:43:06 +00:00
musttail-call.ll
…
option-norelax.ll
[RISCV] Support .option relax and .option norelax
2018-11-12 14:25:07 +00:00
option-norvc.ll
…
option-relax.ll
[RISCV] Support .option relax and .option norelax
2018-11-12 14:25:07 +00:00
option-rvc.ll
…
pr40333.ll
[RISCV] Custom-legalise 32-bit variable shifts on RV64
2019-01-25 05:04:00 +00:00
prefetch.ll
[SelectionDAG] Support promotion of PREFETCH operands
2018-11-30 10:06:31 +00:00
rem.ll
[RISCV] Introduce codegen patterns for RV64M-only instructions
2019-01-12 07:43:06 +00:00
remat.ll
[RISCV] Only mark fp as reserved if the function has a dedicated frame pointer
2019-03-13 16:33:45 +00:00
rotl-rotr.ll
…
rv32e.ll
[RISCV] Add basic RV32E definitions and MC layer support
2019-03-22 11:21:40 +00:00
rv32i-rv64i-float-double.ll
[RISCV] Only mark fp as reserved if the function has a dedicated frame pointer
2019-03-13 16:33:45 +00:00
rv64d-double-convert.ll
[RISCV] Implement RV64D codegen
2019-02-01 03:53:30 +00:00
rv64f-float-convert.ll
[RISCV] Add RV64F codegen support
2019-01-31 22:48:38 +00:00
rv64i-exhaustive-w-insts.ll
[RISCV] Add patterns for RV64I SLLW/SRLW/SRAW instructions
2019-01-12 07:32:31 +00:00
rv64i-tricky-shifts.ll
[RISCV] Remove RV64I SLLW/SRLW/SRAW patterns and add new test cases
2018-12-01 05:00:00 +00:00
rv64m-exhaustive-w-insts.ll
[RISCV] Custom-legalise i32 SDIV/UDIV/UREM on RV64M
2019-01-25 05:11:34 +00:00
sdata-limit-0.ll
[RISCV] Put data smaller than eight bytes to small data section
2019-04-11 04:59:13 +00:00
sdata-limit-4.ll
[RISCV] Put data smaller than eight bytes to small data section
2019-04-11 04:59:13 +00:00
sdata-limit-8.ll
[RISCV] Put data smaller than eight bytes to small data section
2019-04-11 04:59:13 +00:00
sdata-local-sym.ll
[RISCV] Put data smaller than eight bytes to small data section
2019-04-11 04:59:13 +00:00
select-cc.ll
…
select-optimize-multiple.ll
[RISCV] Optimize emission of SELECT sequences
2019-03-22 10:45:03 +00:00
select-optimize-multiple.mir
[RISCV] Optimize emission of SELECT sequences
2019-03-22 10:45:03 +00:00
setcc-logic.ll
[RISCV] Update setcc-logic.ll codegen test
2019-03-26 15:41:45 +00:00
sext-zext-trunc.ll
[RISCV] Introduce codegen patterns for instructions introduced in RV64I
2018-11-30 09:38:44 +00:00
shift-masked-shamt.ll
[RISCV] Eliminate unnecessary masking of promoted shift amounts
2018-10-12 23:18:52 +00:00
shifts.ll
…
tail-calls.ll
…
target-abi-invalid.ll
[RISCV] Support -target-abi at the MC layer and for codegen
2019-03-09 09:28:06 +00:00
target-abi-valid.ll
[RISCV] Add codegen support for ilp32f, ilp32d, lp64f, and lp64d ("hard float") ABIs
2019-03-30 17:59:30 +00:00
umulo-128-legalisation-lowering.ll
[RISCV] Only mark fp as reserved if the function has a dedicated frame pointer
2019-03-13 16:33:45 +00:00
vararg.ll
[RISCV] Add codegen support for ilp32f, ilp32d, lp64f, and lp64d ("hard float") ABIs
2019-03-30 17:59:30 +00:00
wide-mem.ll
…
zext-with-load-is-free.ll
…