caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
b96a6ea0a94e45ede46f534c6b5319f4ffb9d986
clang-p2996/llvm/lib/Target/RISCV/Utils
History
Craig Topper 69c8d121f7 [RISCV] Add intrinsics for vsetvli instruction 
This patch adds two IR intrinsics for vsetvli instruction. One to set the vector length to a user specified value and one to set it to vlmax. The vlmax uses the X0 source register encoding.

Clang builtins will follow in a separate patch

Differential Revision: https://reviews.llvm.org/D92973
2020-12-18 12:10:09 -08:00
..
CMakeLists.txt
llvmbuildectomy - replace llvm-build by plain cmake
2020-11-13 10:35:24 +01:00
RISCVBaseInfo.cpp
[RISCV] Add intrinsics for vsetvli instruction
2020-12-18 12:10:09 -08:00
RISCVBaseInfo.h
[RISCV] Add intrinsics for vsetvli instruction
2020-12-18 12:10:09 -08:00
RISCVMatInt.cpp
RISCVMatInt.h - remove unnecessary includes. NFCI.
2020-09-08 18:25:24 +01:00
RISCVMatInt.h
RISCVMatInt.h - remove unnecessary includes. NFCI.
2020-09-08 18:25:24 +01:00