YunQiang Su 02139b140b MIPSr6: Set FMAXNUM and FMINNUM as Legal (#139009) ...

Now we define FMAXNUM and FMINNUM as IEEE754-2008 with +0.0>-0.0.
MIPSr6's fmax/fmin just follow this rules full.

FMAXNUM_IEEE and FMINNUM_IEEE will be removed in future once:
1. Fixes FMAXNUM/FMINNUM for all targets
2. The use of FMAXNUM_IEEE/FMINNUM_IEEE are not used by middle end
anymore.

2025-05-09 07:40:02 +08:00

..

2r_vector_scalar.ll

…

2r.ll

…

2rf_exup.ll

…

2rf_float_int.ll

…

2rf_fq.ll

…

2rf_int_float.ll

…

2rf_tq.ll

…

2rf.ll

…

3r_4r_widen.ll

…

3r_4r.ll

…

3r_splat.ll

…

3r-a.ll

…

3r-b.ll

…

3r-c.ll

…

3r-d.ll

…

3r-i.ll

…

3r-m.ll

…

3r-p.ll

…

3r-s.ll

…

3r-v.ll

…

3rf_4rf_q.ll

…

3rf_4rf.ll

…

3rf_exdo.ll

…

3rf_float_int.ll

…

3rf_int_float.ll

…

3rf_q.ll

…

3rf.ll

…

arithmetic_float.ll

…

arithmetic.ll

Revert "[MIPS] Add FeatureMSA to i6400 and i6500 cores (#134985)"

2025-05-08 15:39:10 +00:00

avoid_vector_shift_combines.ll

…

basic_operations_float.ll

…

basic_operations.ll

[MIPS] [MSA] Widen v2i8, v216 and v2i32 vectors (#123040)

2025-01-24 11:23:34 +08:00

bit.ll

…

bitcast.ll

…

bitwise.ll

…

bmzi_bmnzi.ll

…

cc_without_nan.ll

…

compare_float.ll

…

compare.ll

…

elm_copy.ll

…

elm_cxcmsa.ll

…

elm_insv.ll

…

elm_move.ll

…

elm_shift_slide.ll

…

emergency-spill.mir

…

endian.ll

…

f16-llvm-ir.ll

MIPSr6: Set FMAXNUM and FMINNUM as Legal (#139009)

2025-05-09 07:40:02 +08:00

fexuprl.ll

…

frameindex.ll

…

i5_ld_st.ll

…

i5-a.ll

…

i5-b.ll

…

i5-c.ll

…

i5-m.ll

…

i5-s.ll

…

i8.ll

…

i10.ll

…

immediates-bad.ll

…

immediates.ll

…

inline-asm.ll

…

ldr_str.ll

…

llvm-stress-s449609655-simplified.ll

…

llvm-stress-s525530439.ll

…

llvm-stress-s997348632.ll

…

llvm-stress-s1704963983.ll

…

llvm-stress-s1935737938.ll

…

llvm-stress-s2090927243-simplified.ll

…

llvm-stress-s2501752154-simplified.ll

…

llvm-stress-s2704903805.ll

…

llvm-stress-s3861334421.ll

…

llvm-stress-s3926023935.ll

…

llvm-stress-s3997499501.ll

…

llvm-stress-sz1-s742806235.ll

…

msa-nooddspreg.ll

…

nori.b.ll

…

remat-ldi.ll

…

shift_constant_pool.ll

…

shift_no_and.ll

…

shift-dagcombine.ll

…

shuffle.ll

[MIPS][MSA] Invert operand order of ILVOD when lowering VECTOR_SHUFFLE (#123555)

2025-01-21 15:54:10 +08:00

special.ll

…

spill.ll

…

vec.ll

…

vecs10.ll

…