abfbc5579b
Currently clang is not correctly retrieving from the AST the metadata for constrained FP builtins. This patch fixes that for the non-target specific builtins. Differential Revision: https://reviews.llvm.org/D92122
131 lines
6.9 KiB
C
131 lines
6.9 KiB
C
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
|
|
// RUN: %clang_cc1 %s -emit-llvm -ffp-exception-behavior=maytrap -o - -triple x86_64-unknown-unknown | FileCheck %s
|
|
|
|
// Test that the constrained intrinsics are picking up the exception
|
|
// metadata from the AST instead of the global default from the command line.
|
|
// FIXME: these functions shouldn't trap on SNaN.
|
|
|
|
#pragma float_control(except, on)
|
|
|
|
int printf(const char *, ...);
|
|
|
|
// CHECK-LABEL: @p(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[STR_ADDR:%.*]] = alloca i8*, align 8
|
|
// CHECK-NEXT: [[X_ADDR:%.*]] = alloca i32, align 4
|
|
// CHECK-NEXT: store i8* [[STR:%.*]], i8** [[STR_ADDR]], align 8
|
|
// CHECK-NEXT: store i32 [[X:%.*]], i32* [[X_ADDR]], align 4
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i8*, i8** [[STR_ADDR]], align 8
|
|
// CHECK-NEXT: [[TMP1:%.*]] = load i32, i32* [[X_ADDR]], align 4
|
|
// CHECK-NEXT: [[CALL:%.*]] = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([8 x i8], [8 x i8]* @.str, i64 0, i64 0), i8* [[TMP0]], i32 [[TMP1]]) [[ATTR4:#.*]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
void p(char *str, int x) {
|
|
printf("%s: %d\n", str, x);
|
|
}
|
|
|
|
#define P(n,args) p(#n #args, __builtin_##n args)
|
|
|
|
// CHECK-LABEL: @test_fpclassify(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[D_ADDR:%.*]] = alloca double, align 8
|
|
// CHECK-NEXT: store double [[D:%.*]], double* [[D_ADDR]], align 8
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load double, double* [[D_ADDR]], align 8
|
|
// CHECK-NEXT: [[ISZERO:%.*]] = call i1 @llvm.experimental.constrained.fcmp.f64(double [[TMP0]], double 0.000000e+00, metadata !"oeq", metadata !"fpexcept.strict") [[ATTR4]]
|
|
// CHECK-NEXT: br i1 [[ISZERO]], label [[FPCLASSIFY_END:%.*]], label [[FPCLASSIFY_NOT_ZERO:%.*]]
|
|
// CHECK: fpclassify_end:
|
|
// CHECK-NEXT: [[FPCLASSIFY_RESULT:%.*]] = phi i32 [ 4, [[ENTRY:%.*]] ], [ 0, [[FPCLASSIFY_NOT_ZERO]] ], [ 1, [[FPCLASSIFY_NOT_NAN:%.*]] ], [ [[TMP2:%.*]], [[FPCLASSIFY_NOT_INF:%.*]] ]
|
|
// CHECK-NEXT: call void @p(i8* getelementptr inbounds ([29 x i8], [29 x i8]* @.str.1, i64 0, i64 0), i32 [[FPCLASSIFY_RESULT]]) [[ATTR4]]
|
|
// CHECK-NEXT: ret void
|
|
// CHECK: fpclassify_not_zero:
|
|
// CHECK-NEXT: [[CMP:%.*]] = call i1 @llvm.experimental.constrained.fcmp.f64(double [[TMP0]], double [[TMP0]], metadata !"uno", metadata !"fpexcept.strict") [[ATTR4]]
|
|
// CHECK-NEXT: br i1 [[CMP]], label [[FPCLASSIFY_END]], label [[FPCLASSIFY_NOT_NAN]]
|
|
// CHECK: fpclassify_not_nan:
|
|
// CHECK-NEXT: [[TMP1:%.*]] = call double @llvm.fabs.f64(double [[TMP0]]) [[ATTR5:#.*]]
|
|
// CHECK-NEXT: [[ISINF:%.*]] = call i1 @llvm.experimental.constrained.fcmp.f64(double [[TMP1]], double 0x7FF0000000000000, metadata !"oeq", metadata !"fpexcept.strict") [[ATTR4]]
|
|
// CHECK-NEXT: br i1 [[ISINF]], label [[FPCLASSIFY_END]], label [[FPCLASSIFY_NOT_INF]]
|
|
// CHECK: fpclassify_not_inf:
|
|
// CHECK-NEXT: [[ISNORMAL:%.*]] = call i1 @llvm.experimental.constrained.fcmp.f64(double [[TMP1]], double 0x10000000000000, metadata !"uge", metadata !"fpexcept.strict") [[ATTR4]]
|
|
// CHECK-NEXT: [[TMP2]] = select i1 [[ISNORMAL]], i32 2, i32 3
|
|
// CHECK-NEXT: br label [[FPCLASSIFY_END]]
|
|
//
|
|
void test_fpclassify(double d) {
|
|
P(fpclassify, (0, 1, 2, 3, 4, d));
|
|
|
|
return;
|
|
}
|
|
|
|
// CHECK-LABEL: @test_isinf(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[D_ADDR:%.*]] = alloca double, align 8
|
|
// CHECK-NEXT: store double [[D:%.*]], double* [[D_ADDR]], align 8
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load double, double* [[D_ADDR]], align 8
|
|
// CHECK-NEXT: [[TMP1:%.*]] = call double @llvm.fabs.f64(double [[TMP0]]) [[ATTR5]]
|
|
// CHECK-NEXT: [[CMPINF:%.*]] = call i1 @llvm.experimental.constrained.fcmp.f64(double [[TMP1]], double 0x7FF0000000000000, metadata !"oeq", metadata !"fpexcept.strict") [[ATTR4]]
|
|
// CHECK-NEXT: [[TMP2:%.*]] = zext i1 [[CMPINF]] to i32
|
|
// CHECK-NEXT: call void @p(i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.2, i64 0, i64 0), i32 [[TMP2]]) [[ATTR4]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
void test_isinf(double d) {
|
|
P(isinf, (d));
|
|
|
|
return;
|
|
}
|
|
|
|
// CHECK-LABEL: @test_isinf_sign(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[D_ADDR:%.*]] = alloca double, align 8
|
|
// CHECK-NEXT: store double [[D:%.*]], double* [[D_ADDR]], align 8
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load double, double* [[D_ADDR]], align 8
|
|
// CHECK-NEXT: [[TMP1:%.*]] = call double @llvm.fabs.f64(double [[TMP0]]) [[ATTR5]]
|
|
// CHECK-NEXT: [[ISINF:%.*]] = call i1 @llvm.experimental.constrained.fcmp.f64(double [[TMP1]], double 0x7FF0000000000000, metadata !"oeq", metadata !"fpexcept.strict") [[ATTR4]]
|
|
// CHECK-NEXT: [[TMP2:%.*]] = bitcast double [[TMP0]] to i64
|
|
// CHECK-NEXT: [[TMP3:%.*]] = icmp slt i64 [[TMP2]], 0
|
|
// CHECK-NEXT: [[TMP4:%.*]] = select i1 [[TMP3]], i32 -1, i32 1
|
|
// CHECK-NEXT: [[TMP5:%.*]] = select i1 [[ISINF]], i32 [[TMP4]], i32 0
|
|
// CHECK-NEXT: call void @p(i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.3, i64 0, i64 0), i32 [[TMP5]]) [[ATTR4]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
void test_isinf_sign(double d) {
|
|
P(isinf_sign, (d));
|
|
|
|
return;
|
|
}
|
|
|
|
// CHECK-LABEL: @test_isnan(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[D_ADDR:%.*]] = alloca double, align 8
|
|
// CHECK-NEXT: store double [[D:%.*]], double* [[D_ADDR]], align 8
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load double, double* [[D_ADDR]], align 8
|
|
// CHECK-NEXT: [[CMP:%.*]] = call i1 @llvm.experimental.constrained.fcmp.f64(double [[TMP0]], double [[TMP0]], metadata !"uno", metadata !"fpexcept.strict") [[ATTR4]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = zext i1 [[CMP]] to i32
|
|
// CHECK-NEXT: call void @p(i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.4, i64 0, i64 0), i32 [[TMP1]]) [[ATTR4]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
void test_isnan(double d) {
|
|
P(isnan, (d));
|
|
|
|
return;
|
|
}
|
|
|
|
// CHECK-LABEL: @test_isnormal(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[D_ADDR:%.*]] = alloca double, align 8
|
|
// CHECK-NEXT: store double [[D:%.*]], double* [[D_ADDR]], align 8
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load double, double* [[D_ADDR]], align 8
|
|
// CHECK-NEXT: [[ISEQ:%.*]] = call i1 @llvm.experimental.constrained.fcmp.f64(double [[TMP0]], double [[TMP0]], metadata !"oeq", metadata !"fpexcept.strict") [[ATTR4]]
|
|
// CHECK-NEXT: [[TMP1:%.*]] = call double @llvm.fabs.f64(double [[TMP0]]) [[ATTR5]]
|
|
// CHECK-NEXT: [[ISINF:%.*]] = call i1 @llvm.experimental.constrained.fcmp.f64(double [[TMP1]], double 0x7FF0000000000000, metadata !"ult", metadata !"fpexcept.strict") [[ATTR4]]
|
|
// CHECK-NEXT: [[ISNORMAL:%.*]] = call i1 @llvm.experimental.constrained.fcmp.f64(double [[TMP1]], double 0x10000000000000, metadata !"uge", metadata !"fpexcept.strict") [[ATTR4]]
|
|
// CHECK-NEXT: [[AND:%.*]] = and i1 [[ISEQ]], [[ISINF]]
|
|
// CHECK-NEXT: [[AND1:%.*]] = and i1 [[AND]], [[ISNORMAL]]
|
|
// CHECK-NEXT: [[TMP2:%.*]] = zext i1 [[AND1]] to i32
|
|
// CHECK-NEXT: call void @p(i8* getelementptr inbounds ([12 x i8], [12 x i8]* @.str.5, i64 0, i64 0), i32 [[TMP2]]) [[ATTR4]]
|
|
// CHECK-NEXT: ret void
|
|
//
|
|
void test_isnormal(double d) {
|
|
P(isnormal, (d));
|
|
|
|
return;
|
|
}
|