c62eefb886
Layering-wise, it seems RegisterBank stuff fits under CodeGen, like other target abstraction. In particular, TargetSubtargetInfo has a getRegBankInfo member, but using that object requires making sure GlobalISel is linked, which is not always the case (e.g. llvm-jitlink doesn't). Differential Revision: https://reviews.llvm.org/D119053
43 lines
750 B
CMake
43 lines
750 B
CMake
add_llvm_component_library(LLVMGlobalISel
|
|
CSEInfo.cpp
|
|
GISelKnownBits.cpp
|
|
CSEMIRBuilder.cpp
|
|
CallLowering.cpp
|
|
GlobalISel.cpp
|
|
Combiner.cpp
|
|
CombinerHelper.cpp
|
|
GISelChangeObserver.cpp
|
|
IRTranslator.cpp
|
|
InlineAsmLowering.cpp
|
|
InstructionSelect.cpp
|
|
InstructionSelector.cpp
|
|
LegalityPredicates.cpp
|
|
LegalizeMutations.cpp
|
|
Legalizer.cpp
|
|
LegalizerHelper.cpp
|
|
LegalizerInfo.cpp
|
|
LegacyLegalizerInfo.cpp
|
|
LoadStoreOpt.cpp
|
|
Localizer.cpp
|
|
LostDebugLocObserver.cpp
|
|
MachineIRBuilder.cpp
|
|
RegBankSelect.cpp
|
|
Utils.cpp
|
|
|
|
ADDITIONAL_HEADER_DIRS
|
|
${LLVM_MAIN_INCLUDE_DIR}/llvm/CodeGen/GlobalISel
|
|
|
|
DEPENDS
|
|
intrinsics_gen
|
|
|
|
LINK_COMPONENTS
|
|
Analysis
|
|
CodeGen
|
|
Core
|
|
MC
|
|
SelectionDAG
|
|
Support
|
|
Target
|
|
TransformUtils
|
|
)
|