a1c6743922
This patch constructs codegen infra and successfully generate the first 'add' instruction. Add integer calling convention for fixed arguments which are passed with general-purpose registers. New test added here: CodeGen/LoongArch/ir-instruction/add.ll The test file is placed in a subdirectory because we will use subdirctories to distinguish different categories of tests (e.g. intrinsic, inline-asm ...) Reviewed By: MaskRay, SixWeining Differential Revision: https://reviews.llvm.org/D122366
37 lines
1.2 KiB
C++
37 lines
1.2 KiB
C++
//=- LoongArchInstrInfo.h - LoongArch Instruction Information ---*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the LoongArch implementation of the TargetInstrInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_LOONGARCH_LOONGARCHINSTRINFO_H
|
|
#define LLVM_LIB_TARGET_LOONGARCH_LOONGARCHINSTRINFO_H
|
|
|
|
#include "LoongArchRegisterInfo.h"
|
|
#include "llvm/CodeGen/TargetInstrInfo.h"
|
|
|
|
#define GET_INSTRINFO_HEADER
|
|
#include "LoongArchGenInstrInfo.inc"
|
|
|
|
namespace llvm {
|
|
|
|
class LoongArchSubtarget;
|
|
|
|
class LoongArchInstrInfo : public LoongArchGenInstrInfo {
|
|
public:
|
|
explicit LoongArchInstrInfo(LoongArchSubtarget &STI);
|
|
|
|
void copyPhysReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI,
|
|
const DebugLoc &DL, MCRegister DstReg, MCRegister SrcReg,
|
|
bool KillSrc) const override;
|
|
};
|
|
|
|
} // end namespace llvm
|
|
#endif // LLVM_LIB_TARGET_LOONGARCH_LOONGARCHINSTRINFO_H
|