Files
clang-p2996/llvm/test/CodeGen/AArch64/GlobalISel/integration-shuffle-vector.ll
Francis Visoiu Mistrih 161122ea1c [AArch64] Provide Darwin variants of most calling conventions
With the new SVE stack layout, we now need to provide a Darwin variant
for all the calling conventions based on the main AAPCS CSR save order.

This also changes APCS_SwiftError to have a Darwin and a non-Darwin
version, assuming it could be used on other platforms these days, and
restricts the AArch64_CXX_TLS calling convention to Darwin.

Differential Revision: https://reviews.llvm.org/D73805
2020-05-20 16:03:48 -07:00

26 lines
1.2 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
; RUN: llc -global-isel -mtriple aarch64-apple-ios -stop-after=instruction-select %s -o - | FileCheck %s
; Check that packing incoming arguments into a big vector type
; and unpacking them in registers for the call to @bar gets selected as just
; simple copies. I.e., we don't artificial try to keep the big
; vector (%vec) alive.
define void @shuffle_to_concat_vector(<2 x i64> %a, <2 x i64> %b) {
; CHECK-LABEL: name: shuffle_to_concat_vector
; CHECK: bb.1 (%ir-block.0):
; CHECK: liveins: $q0, $q1
; CHECK: [[COPY:%[0-9]+]]:fpr128 = COPY $q0
; CHECK: [[COPY1:%[0-9]+]]:fpr128 = COPY $q1
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
; CHECK: $q0 = COPY [[COPY]]
; CHECK: $q1 = COPY [[COPY1]]
; CHECK: BL @bar, csr_darwin_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $q0, implicit $q1
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
; CHECK: RET_ReallyLR
%vec = shufflevector <2 x i64> %a, <2 x i64> %b, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
call void @bar(<4 x i64> %vec)
ret void
}
declare void @bar(<4 x i64> %vec)