fae05692a3
This will currently accept the old number of bytes syntax, and convert it to a scalar. This should be removed in the near future (I think I converted all of the tests already, but likely missed a few). Not sure what the exact syntax and policy should be. We can continue printing the number of bytes for non-generic instructions to avoid test churn and only allow non-scalar types for generic instructions. This will currently print the LLT in parentheses, but accept parsing the existing integers and implicitly converting to scalar. The parentheses are a bit ugly, but the parser logic seems unable to deal without either parentheses or some keyword to indicate the start of a type.
102 lines
4.1 KiB
YAML
102 lines
4.1 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=hawaii -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck -check-prefix=WAVE64 %s
|
|
# RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1010 -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck -check-prefix=WAVE32 %s
|
|
|
|
---
|
|
|
|
name: sitofp
|
|
legalized: true
|
|
regBankSelected: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0, $vgpr0, $vgpr3_vgpr4
|
|
|
|
; WAVE64-LABEL: name: sitofp
|
|
; WAVE64: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; WAVE64: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; WAVE64: [[COPY2:%[0-9]+]]:vreg_64 = COPY $vgpr3_vgpr4
|
|
; WAVE64: [[V_CVT_F32_I32_e64_:%[0-9]+]]:vgpr_32 = V_CVT_F32_I32_e64 [[COPY]], 0, 0, implicit $mode, implicit $exec
|
|
; WAVE64: [[V_CVT_F32_I32_e64_1:%[0-9]+]]:vgpr_32 = V_CVT_F32_I32_e64 [[COPY1]], 0, 0, implicit $mode, implicit $exec
|
|
; WAVE64: FLAT_STORE_DWORD [[COPY2]], [[V_CVT_F32_I32_e64_]], 0, 0, implicit $exec, implicit $flat_scr :: (store (s32), addrspace 1)
|
|
; WAVE64: FLAT_STORE_DWORD [[COPY2]], [[V_CVT_F32_I32_e64_1]], 0, 0, implicit $exec, implicit $flat_scr :: (store (s32), addrspace 1)
|
|
; WAVE32-LABEL: name: sitofp
|
|
; WAVE32: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; WAVE32: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; WAVE32: [[COPY2:%[0-9]+]]:vreg_64 = COPY $vgpr3_vgpr4
|
|
; WAVE32: [[V_CVT_F32_I32_e64_:%[0-9]+]]:vgpr_32 = V_CVT_F32_I32_e64 [[COPY]], 0, 0, implicit $mode, implicit $exec
|
|
; WAVE32: [[V_CVT_F32_I32_e64_1:%[0-9]+]]:vgpr_32 = V_CVT_F32_I32_e64 [[COPY1]], 0, 0, implicit $mode, implicit $exec
|
|
; WAVE32: GLOBAL_STORE_DWORD [[COPY2]], [[V_CVT_F32_I32_e64_]], 0, 0, implicit $exec :: (store (s32), addrspace 1)
|
|
; WAVE32: GLOBAL_STORE_DWORD [[COPY2]], [[V_CVT_F32_I32_e64_1]], 0, 0, implicit $exec :: (store (s32), addrspace 1)
|
|
%0:sgpr(s32) = COPY $sgpr0
|
|
|
|
%1:vgpr(s32) = COPY $vgpr0
|
|
|
|
%2:vgpr(p1) = COPY $vgpr3_vgpr4
|
|
|
|
; sitofp s
|
|
%3:vgpr(s32) = G_SITOFP %0
|
|
|
|
; sitofp v
|
|
%4:vgpr(s32) = G_SITOFP %1
|
|
|
|
G_STORE %3, %2 :: (store (s32), addrspace 1)
|
|
G_STORE %4, %2 :: (store (s32), addrspace 1)
|
|
...
|
|
|
|
---
|
|
name: sitofp_s32_to_s16_vv
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; WAVE64-LABEL: name: sitofp_s32_to_s16_vv
|
|
; WAVE64: liveins: $vgpr0
|
|
; WAVE64: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; WAVE64: [[V_CVT_F32_I32_e32_:%[0-9]+]]:vgpr_32 = V_CVT_F32_I32_e32 [[COPY]], implicit $mode, implicit $exec
|
|
; WAVE64: %1:vgpr_32 = nofpexcept V_CVT_F16_F32_e32 [[V_CVT_F32_I32_e32_]], implicit $mode, implicit $exec
|
|
; WAVE64: $vgpr0 = COPY %1
|
|
; WAVE32-LABEL: name: sitofp_s32_to_s16_vv
|
|
; WAVE32: liveins: $vgpr0
|
|
; WAVE32: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; WAVE32: [[V_CVT_F32_I32_e32_:%[0-9]+]]:vgpr_32 = V_CVT_F32_I32_e32 [[COPY]], implicit $mode, implicit $exec
|
|
; WAVE32: %1:vgpr_32 = nofpexcept V_CVT_F16_F32_e32 [[V_CVT_F32_I32_e32_]], implicit $mode, implicit $exec
|
|
; WAVE32: $vgpr0 = COPY %1
|
|
%0:vgpr(s32) = COPY $vgpr0
|
|
%1:vgpr(s16) = G_SITOFP %0
|
|
%2:vgpr(s32) = G_ANYEXT %1
|
|
$vgpr0 = COPY %2
|
|
...
|
|
|
|
---
|
|
name: sitofp_s32_to_s16_vs
|
|
legalized: true
|
|
regBankSelected: true
|
|
tracksRegLiveness: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0
|
|
|
|
; WAVE64-LABEL: name: sitofp_s32_to_s16_vs
|
|
; WAVE64: liveins: $sgpr0
|
|
; WAVE64: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; WAVE64: [[V_CVT_F32_I32_e32_:%[0-9]+]]:vgpr_32 = V_CVT_F32_I32_e32 [[COPY]], implicit $mode, implicit $exec
|
|
; WAVE64: %1:vgpr_32 = nofpexcept V_CVT_F16_F32_e32 [[V_CVT_F32_I32_e32_]], implicit $mode, implicit $exec
|
|
; WAVE64: $vgpr0 = COPY %1
|
|
; WAVE32-LABEL: name: sitofp_s32_to_s16_vs
|
|
; WAVE32: liveins: $sgpr0
|
|
; WAVE32: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; WAVE32: [[V_CVT_F32_I32_e32_:%[0-9]+]]:vgpr_32 = V_CVT_F32_I32_e32 [[COPY]], implicit $mode, implicit $exec
|
|
; WAVE32: %1:vgpr_32 = nofpexcept V_CVT_F16_F32_e32 [[V_CVT_F32_I32_e32_]], implicit $mode, implicit $exec
|
|
; WAVE32: $vgpr0 = COPY %1
|
|
%0:sgpr(s32) = COPY $sgpr0
|
|
%1:vgpr(s16) = G_SITOFP %0
|
|
%2:vgpr(s32) = G_ANYEXT %1
|
|
$vgpr0 = COPY %2
|
|
...
|