caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
c161b30f5c23ef9fe246d6bdf875c5a08cf2df9f
clang-p2996/llvm/test/CodeGen/NVPTX
History
Christian Sigg f7da4a5d4d [NVPTX] Remove fmin/fmax.NaN.f64 again 
Added in https://reviews.llvm.org/D117204, but it does not exist.

Reviewed By: tra

Differential Revision: https://reviews.llvm.org/D118398
2022-01-28 07:46:16 +01:00
..
access-non-generic.ll
…
add-128bit.ll
…
addrspacecast-gvar.ll
…
addrspacecast.ll
…
aggr-param.ll
…
aggregate-return.ll
…
alias.ll
…
annotations.ll
…
arg-lowering.ll
…
arithmetic-fp-sm20.ll
…
arithmetic-int.ll
…
async-copy.ll
[Clang][NVPTX] Add NVPTX intrinsics and builtins for CUDA PTX cp.async instructions
2021-05-17 09:46:59 -07:00
atomic-lower-local.ll
[NVPTX] Enable lowering of atomics on local memory
2021-04-26 20:12:12 -04:00
atomics-sm60.ll
…
atomics-with-scope.ll
…
atomics.ll
…
b52037.ll
[NVPTX] Add a late SROA pass which allows optimizing away more allocas.
2021-10-19 16:18:28 -07:00
barrier.ll
…
bfe.ll
…
branch-fold.ll
[NVPTX] Copy machine operand flags in TII::insertBranch
2021-11-03 12:38:27 +03:00
branch-fold.mir
[NVPTX] Copy machine operand flags in TII::insertBranch
2021-11-03 12:38:27 +03:00
bug17709.ll
…
bug21465.ll
Revert "[NFC] remove explicit default value for strboolattr attribute in tests"
2021-05-24 19:43:40 +02:00
bug22246.ll
…
bug22322.ll
Revert "[NFC] remove explicit default value for strboolattr attribute in tests"
2021-05-24 19:43:40 +02:00
bug26185-2.ll
…
bug26185.ll
…
bug41651.ll
…
bypass-div.ll
…
call-with-alloca-buffer.ll
…
callchain.ll
…
calling-conv.ll
…
calls-with-phi.ll
…
combine-min-max.ll
…
compare-int.ll
…
constant-vectors.ll
…
convergent-mir-call.ll
…
convert-fp.ll
…
convert-int-sm20.ll
…
convert-sm80.ll
[Clang][NVPTX]Add NVPTX intrinsics and builtins for CUDA PTX cvt sm80 instructions
2022-01-13 13:29:48 -08:00
ctlz.ll
…
ctpop.ll
…
cttz.ll
…
disable-opt.ll
…
div-ri.ll
…
divrem-combine.ll
…
envreg.ll
[NVPTX] Mark special registers as reserved
2021-11-03 15:48:04 +03:00
extloadv.ll
…
f16-instructions.ll
Update @llvm.powi to handle different int sizes for the exponent
2021-06-17 09:38:28 +02:00
f16x2-instructions.ll
Fix the default alignment of i1 vectors.
2021-07-31 14:09:59 -07:00
fast-math.ll
[NVPTX] Add select(cc,binop(),binop()) fast-math tests
2021-07-18 15:30:24 +01:00
fcos-no-fast-math.ll
…
fma-assoc.ll
…
fma-disable.ll
…
fma.ll
…
fminimum-fmaximum.ll
[NVPTX] Remove fmin/fmax.NaN.f64 again
2022-01-28 07:46:16 +01:00
fns.ll
…
fp16.ll
…
fp-contract.ll
…
fp-literals.ll
…
fsin-no-fast-math.ll
…
function-align.ll
…
generic-to-nvvm-ir.ll
…
generic-to-nvvm.ll
…
global-addrspace.ll
…
global-ctor-empty.ll
…
global-ctor.ll
…
global-dtor.ll
…
global-ordering.ll
…
global-variable-big.ll
…
global-visibility.ll
…
globals_init.ll
[NVPTX] Simplify and generalize constant printer.
2021-09-09 11:30:19 -07:00
globals_lowering.ll
Fix tests defaulting to incorrect triples on AIX
2021-09-27 11:30:45 -04:00
gvar-init.ll
…
half.ll
…
i1-global.ll
…
i1-int-to-fp.ll
…
i1-param.ll
…
i8-param.ll
…
i128-global.ll
…
i128-param.ll
…
i128-retval.ll
…
i128-struct.ll
…
idioms.ll
…
imad.ll
…
inline-asm.ll
…
inlineasm-output-template.ll
…
intrin-nocapture.ll
…
intrinsic-old.ll
…
intrinsics.ll
…
isspacep.ll
…
ld-addrspace.ll
…
ld-generic.ll
…
ld-st-addrrspace.py
tests/CodeGen: Use %python lit substitution when invoking python
2021-07-06 18:46:36 -07:00
ldg-invariant.ll
…
ldparam-v4.ll
…
ldu-i8.ll
…
ldu-ldg.ll
…
ldu-reg-plus-offset.ll
…
libcall-fulfilled.ll
[NVPTX] CUDA does provide malloc/free since compute capability 2.X
2021-03-15 22:45:56 -05:00
libcall-instruction.ll
…
libcall-intrinsic.ll
Update @llvm.powi to handle different int sizes for the exponent
2021-06-17 09:38:28 +02:00
lit.local.cfg
[Clang][NVPTX] Add NVPTX intrinsics and builtins for CUDA PTX 6.5 and 7.0 WMMA and MMA instructions
2021-06-29 15:44:07 -07:00
load-sext-i1.ll
…
load-store.ll
…
load-with-non-coherent-cache.ll
…
LoadStoreVectorizer.ll
…
local-stack-frame.ll
[NVPTX] Add VRFrame and VRFrameLocal to integer register classes
2021-10-14 16:19:03 +03:00
loop-vectorize.ll
…
lower-aggr-copies.ll
…
lower-alloca.ll
…
lower-args.ll
[NVPTX] Avoid temp copy of byval kernel parameters.
2021-03-15 14:27:22 -07:00
lower-byval-args.ll
[NVPTX] Add MoveParam instruction for TargetExternalSymbol operand
2021-11-03 14:43:41 +03:00
lower-kernel-ptr-arg.ll
[NVPTX] Avoid temp copy of byval kernel parameters.
2021-03-15 14:27:22 -07:00
machine-sink.ll
…
MachineSink-call.ll
…
MachineSink-convergent.ll
…
managed.ll
…
match.ll
…
math-intrins.ll
[NVPTX] Lower fp16 fminnum, fmaxnum to native on sm_80.
2022-01-13 08:52:31 +01:00
mbarrier.ll
[Clang][NVPTX] Add NVPTX intrinsics and builtins for CUDA PTX cp.async instructions
2021-05-17 09:46:59 -07:00
minmax-negative.ll
…
misaligned-vector-ldst.ll
…
module-inline-asm.ll
…
mulwide.ll
…
named-barriers.ll
…
noduplicate-syncthreads.ll
…
nofunc.ll
…
nounroll.ll
…
nvcl-param-align.ll
…
nvvm-reflect-arch.ll
[opt] Directly translate -O# to -passes='default<O#>'
2021-10-18 16:48:10 -07:00
nvvm-reflect-module-flag.ll
…
nvvm-reflect.ll
[opt] Directly translate -O# to -passes='default<O#>'
2021-10-18 16:48:10 -07:00
param-align.ll
…
param-load-store.ll
Fix the default alignment of i1 vectors.
2021-07-31 14:09:59 -07:00
pow2_mask_cmp.ll
…
pr13291-i1-store.ll
…
pr16278.ll
…
pr17529.ll
Revert "[NFC] remove explicit default value for strboolattr attribute in tests"
2021-05-24 19:43:40 +02:00
proxy-reg-erasure-mir.ll
…
proxy-reg-erasure-ptx.ll
…
read-global-variable-constant.ll
…
redux-sync.ll
[Clang][NVPTX] Add NVPTX intrinsics and builtins for CUDA PTX redux.sync instructions
2021-05-17 09:46:59 -07:00
refl1.ll
…
reg-copy.ll
…
reg-types.ll
…
rotate.ll
…
sched1.ll
…
sched2.ll
…
sext-in-reg.ll
…
sext-params.ll
…
shfl-p.ll
…
shfl-sync-p.ll
…
shfl-sync.ll
…
shfl.ll
…
shift-parts.ll
…
simple-call.ll
…
sm-version.ll
[NVPTX] Add version test for sm_75, sm_80, sm_86.
2022-01-13 20:24:09 +01:00
speculative-execution-divergent-target.ll
…
sqrt-approx.ll
…
st-addrspace.ll
…
st-generic.ll
…
surf-read-cuda.ll
[NVPTX] Add imm variants for surface and texture instructions
2021-11-10 19:05:03 +03:00
surf-read.ll
[NVPTX] Add imm variants for surface and texture instructions
2021-11-10 19:05:03 +03:00
surf-tex.py
[NVPTX] Auto-generate tests for sufrace and texture instructions
2021-12-07 15:27:51 +03:00
surf-write-cuda.ll
[NVPTX] Add imm variants for surface and texture instructions
2021-11-10 19:05:03 +03:00
surf-write.ll
[NVPTX] Add imm variants for surface and texture instructions
2021-11-10 19:05:03 +03:00
symbol-naming.ll
…
TailDuplication-convergent.ll
…
tex-read-cuda.ll
[NVPTX] Add imm variants for surface and texture instructions
2021-11-10 19:05:03 +03:00
tex-read.ll
[NVPTX] Add imm variants for surface and texture instructions
2021-11-10 19:05:03 +03:00
texsurf-queries.ll
[NVPTX] Add imm variants for surface and texture instructions
2021-11-10 19:05:03 +03:00
tid-range.ll
…
tuple-literal.ll
…
vec8.ll
…
vec-param-load.ll
…
vector-args.ll
…
vector-call.ll
…
vector-compare.ll
…
vector-global.ll
…
vector-loads.ll
…
vector-select.ll
…
vector-stores.ll
…
vectorize-misaligned.ll
…
vote.ll
…
weak-global.ll
…
weak-linkage.ll
…
wmma.py
[NVPTX] Add NVPTX intrinsics for CUDA PTX 6.5 ldmatrix instructions
2021-08-06 16:13:35 -07:00
zeroext-32bit.ll
…