a789f40002
Summary: A lot of the pseudo instructions are required because LLVM assumes that all integers of the same size as the pointer size are legal. This means that it will not currently expand 16-bit instructions to their 8-bit variants because it thinks 16-bit types are legal for the operations. This also adds all of the CodeGen tests that required the pass to run. Reviewers: arsenm, kparzysz Subscribers: wdng, mgorny, modocache, llvm-commits Differential Revision: https://reviews.llvm.org/D26577 llvm-svn: 287162
38 lines
949 B
LLVM
38 lines
949 B
LLVM
; RUN: llc -mattr=avr6 < %s -march=avr | FileCheck %s
|
|
|
|
; CHECK-LABEL: atomic_store8
|
|
; CHECK: in r0, 63
|
|
; CHECK-NEXT: cli
|
|
; CHECK-NEXT: st [[RD:(X|Y|Z)]], [[RR:r[0-9]+]]
|
|
; CHECK-NEXT: out 63, r0
|
|
define void @atomic_store8(i8* %foo) {
|
|
store atomic i8 1, i8* %foo unordered, align 1
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: atomic_store16
|
|
; CHECK: in r0, 63
|
|
; CHECK-NEXT: cli
|
|
; CHECK-NEXT: st [[RD:(X|Y|Z)]], [[RR:r[0-9]+]]
|
|
; CHECK-NEXT: std [[RD]]+1, [[RR:r[0-9]+]]
|
|
; CHECK-NEXT: out 63, r0
|
|
define void @atomic_store16(i16* %foo) {
|
|
store atomic i16 1, i16* %foo unordered, align 2
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: atomic_store32
|
|
; CHECK: call __sync_lock_test_and_set_4
|
|
define void @atomic_store32(i32* %foo) {
|
|
store atomic i32 1, i32* %foo unordered, align 4
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: atomic_store64
|
|
; CHECK: call __sync_lock_test_and_set_8
|
|
define void @atomic_store64(i64* %foo) {
|
|
store atomic i64 1, i64* %foo unordered, align 8
|
|
ret void
|
|
}
|
|
|