43e94b15ea
Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
33 lines
1001 B
YAML
33 lines
1001 B
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -march=amdgcn -run-pass none -o - %s | FileCheck %s
|
|
--- |
|
|
define amdgpu_kernel void @flags() {
|
|
ret void
|
|
}
|
|
|
|
declare void @foo()
|
|
...
|
|
---
|
|
|
|
|
|
name: flags
|
|
liveins:
|
|
- { reg: '$sgpr0_sgpr1' }
|
|
frameInfo:
|
|
maxAlignment: 8
|
|
registers:
|
|
- { id: 0, class: sreg_64, preferred-register: '' }
|
|
- { id: 1, class: sreg_64, preferred-register: '' }
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0_sgpr1
|
|
; CHECK-LABEL: name: flags
|
|
; CHECK: [[SI_PC_ADD_REL_OFFSET:%[0-9]+]]:sreg_64 = SI_PC_ADD_REL_OFFSET target-flags(amdgpu-rel32-lo) @foo + 4, target-flags(amdgpu-rel32-hi) @foo + 4, implicit-def dead $scc
|
|
; CHECK: [[S_MOV_B64_:%[0-9]+]]:sreg_64 = S_MOV_B64 target-flags(amdgpu-gotprel) @foo
|
|
; CHECK: S_ENDPGM
|
|
%0 = SI_PC_ADD_REL_OFFSET target-flags(amdgpu-rel32-lo) @foo + 4, target-flags(amdgpu-rel32-hi) @foo + 4, implicit-def dead $scc
|
|
%1 = S_MOV_B64 target-flags(amdgpu-gotprel) @foo
|
|
|
|
S_ENDPGM
|
|
...
|