b2595b988b
This patch aims to improve the codegen for vector loads involving the scalar_to_vector (load X) sequence. Initially, ld->mv instructions were used for scalar_to_vector (load X), so this patch allows scalar_to_vector (load X) to utilize: LXSD and LXSDX for i64 and f64 LXSIWAX for i32 (sign extension to i64) LXSIWZX for i32 and f64 Committing on behalf of Amy Kwan. Differential Revision: https://reviews.llvm.org/D48950 llvm-svn: 339260
90 lines
3.0 KiB
LLVM
90 lines
3.0 KiB
LLVM
; RUN: llc -verify-machineinstrs -mcpu=pwr8 -ppc-vsr-nums-as-vr \
|
|
; RUN: -ppc-asm-full-reg-names -mtriple=powerpc64le-unknown-linux-gnu \
|
|
; RUN: -O3 < %s | FileCheck %s
|
|
|
|
; RUN: llc -mcpu=pwr9 -mtriple=powerpc64le-unknown-linux-gnu -O3 \
|
|
; RUN: -ppc-vsr-nums-as-vr -ppc-asm-full-reg-names -verify-machineinstrs \
|
|
; RUN: < %s | FileCheck %s --check-prefix=CHECK-P9 \
|
|
; RUN: --implicit-check-not xxswapd
|
|
|
|
; RUN: llc -mcpu=pwr9 -mtriple=powerpc64le-unknown-linux-gnu -O3 \
|
|
; RUN: -ppc-vsr-nums-as-vr -ppc-asm-full-reg-names -verify-machineinstrs \
|
|
; RUN: -mattr=-power9-vector < %s | FileCheck %s
|
|
|
|
; These tests verify that VSX swap optimization works when loading a scalar
|
|
; into a vector register.
|
|
|
|
|
|
@x = global <2 x double> <double 9.970000e+01, double -1.032220e+02>, align 16
|
|
@z = global <2 x double> <double 2.332000e+01, double 3.111111e+01>, align 16
|
|
@y = global double 1.780000e+00, align 8
|
|
|
|
define void @bar0() {
|
|
; CHECK-LABEL: bar0:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK: addis r3, r2, .LC0@toc@ha
|
|
; CHECK: addis r4, r2, .LC1@toc@ha
|
|
; CHECK: ld r3, .LC0@toc@l(r3)
|
|
; CHECK: addis r3, r2, .LC2@toc@ha
|
|
; CHECK: ld r3, .LC2@toc@l(r3)
|
|
; CHECK: xxpermdi vs0, vs0, vs1, 1
|
|
; CHECK: stxvd2x vs0, 0, r3
|
|
; CHECK: blr
|
|
;
|
|
; CHECK-P9-LABEL: bar0:
|
|
; CHECK-P9: # %bb.0: # %entry
|
|
; CHECK-P9: addis r3, r2, .LC0@toc@ha
|
|
; CHECK-P9: addis r4, r2, .LC1@toc@ha
|
|
; CHECK-P9: ld r3, .LC0@toc@l(r3)
|
|
; CHECK-P9: ld r4, .LC1@toc@l(r4)
|
|
; CHECK-P9: lfd f0, 0(r3)
|
|
; CHECK-P9: lxvx vs1, 0, r4
|
|
; CHECK-P9: addis r3, r2, .LC2@toc@ha
|
|
; CHECK-P9: ld r3, .LC2@toc@l(r3)
|
|
; CHECK-P9: xxpermdi vs0, f0, f0, 2
|
|
; CHECK-P9: xxpermdi vs0, vs1, vs0, 1
|
|
; CHECK-P9: stxvx vs0, 0, r3
|
|
; CHECK-P9: blr
|
|
entry:
|
|
%0 = load <2 x double>, <2 x double>* @x, align 16
|
|
%1 = load double, double* @y, align 8
|
|
%vecins = insertelement <2 x double> %0, double %1, i32 0
|
|
store <2 x double> %vecins, <2 x double>* @z, align 16
|
|
ret void
|
|
}
|
|
|
|
define void @bar1() {
|
|
; CHECK-LABEL: bar1:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK: addis r3, r2, .LC0@toc@ha
|
|
; CHECK: addis r4, r2, .LC1@toc@ha
|
|
; CHECK: ld r3, .LC0@toc@l(r3)
|
|
; CHECK: addis r3, r2, .LC2@toc@ha
|
|
; CHECK: ld r3, .LC2@toc@l(r3)
|
|
; CHECK: xxmrghd vs0, vs1, vs0
|
|
; CHECK: stxvd2x vs0, 0, r3
|
|
; CHECK: blr
|
|
;
|
|
; CHECK-P9-LABEL: bar1:
|
|
; CHECK-P9: # %bb.0: # %entry
|
|
; CHECK-P9: addis r3, r2, .LC0@toc@ha
|
|
; CHECK-P9: addis r4, r2, .LC1@toc@ha
|
|
; CHECK-P9: ld r3, .LC0@toc@l(r3)
|
|
; CHECK-P9: ld r4, .LC1@toc@l(r4)
|
|
; CHECK-P9: lfd f0, 0(r3)
|
|
; CHECK-P9: lxvx vs1, 0, r4
|
|
; CHECK-P9: addis r3, r2, .LC2@toc@ha
|
|
; CHECK-P9: ld r3, .LC2@toc@l(r3)
|
|
; CHECK-P9: xxpermdi vs0, f0, f0, 2
|
|
; CHECK-P9: xxmrgld vs0, vs0, vs1
|
|
; CHECK-P9: stxvx vs0, 0, r3
|
|
; CHECK-P9: blr
|
|
entry:
|
|
%0 = load <2 x double>, <2 x double>* @x, align 16
|
|
%1 = load double, double* @y, align 8
|
|
%vecins = insertelement <2 x double> %0, double %1, i32 1
|
|
store <2 x double> %vecins, <2 x double>* @z, align 16
|
|
ret void
|
|
}
|
|
|