c932f533e1
Summary: Also convert test/CodeGen/PowerPC/vsx-ldst-builtin-le.ll to use FileCheck instead of two grep and count runs. This change is needed to avoid spurious diffs in these tests when EarlyCSE is improved to use MemorySSA and can do more load elimination. Reviewers: hfinkel Subscribers: mcrosier, llvm-commits Differential Revision: http://reviews.llvm.org/D20238 llvm-svn: 271553
76 lines
3.0 KiB
LLVM
76 lines
3.0 KiB
LLVM
; RUN: llc -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr8 -mattr=-vsx < %s | FileCheck %s
|
|
; RUN: llc -mtriple=powerpc64le-unknown-linux-gnu -mcpu=pwr8 -mattr=-vsx < %s | FileCheck %s
|
|
; RUN: llc -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 -mattr=+power8-vector -mattr=-vsx < %s | FileCheck %s
|
|
; RUN: llc -mtriple=powerpc64le-unknown-linux-gnu -mcpu=pwr8 < %s | FileCheck %s -check-prefix=CHECK-VSX
|
|
|
|
@vsc = global <16 x i8> <i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 8, i8 9, i8 0, i8 1, i8 2, i8 3, i8 4, i8 5>, align 16
|
|
@vsc2 = global <16 x i8> <i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 8, i8 9, i8 0, i8 1, i8 2, i8 3, i8 4, i8 5>, align 16
|
|
@vuc = global <16 x i8> <i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 8, i8 9, i8 0, i8 1, i8 2, i8 3, i8 4, i8 5>, align 16
|
|
@vuc2 = global <16 x i8> <i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 8, i8 9, i8 0, i8 1, i8 2, i8 3, i8 4, i8 5>, align 16
|
|
@res_vll = common global <2 x i64> zeroinitializer, align 16
|
|
@res_vull = common global <2 x i64> zeroinitializer, align 16
|
|
@res_vsc = common global <16 x i8> zeroinitializer, align 16
|
|
@res_vuc = common global <16 x i8> zeroinitializer, align 16
|
|
|
|
; Function Attrs: nounwind
|
|
define void @test1() {
|
|
entry:
|
|
%0 = load <16 x i8>, <16 x i8>* @vsc, align 16
|
|
%1 = load <16 x i8>, <16 x i8>* @vsc2, align 16
|
|
%2 = call <2 x i64> @llvm.ppc.altivec.vbpermq(<16 x i8> %0, <16 x i8> %1)
|
|
store <2 x i64> %2, <2 x i64>* @res_vll, align 16
|
|
ret void
|
|
; CHECK-LABEL: @test1
|
|
; CHECK: lvx [[REG1:[0-9]+]], 0, 3
|
|
; CHECK: lvx [[REG2:[0-9]+]], 0, 4
|
|
; CHECK: vbpermq {{[0-9]+}}, [[REG1]], [[REG2]]
|
|
; CHECK-VSX: vbpermq {{[0-9]+}}, {{[0-9]+}}, {{[0-9]+}}
|
|
}
|
|
|
|
; Function Attrs: nounwind
|
|
define void @test2() {
|
|
entry:
|
|
%0 = load <16 x i8>, <16 x i8>* @vuc, align 16
|
|
%1 = load <16 x i8>, <16 x i8>* @vuc2, align 16
|
|
%2 = call <2 x i64> @llvm.ppc.altivec.vbpermq(<16 x i8> %0, <16 x i8> %1)
|
|
store <2 x i64> %2, <2 x i64>* @res_vull, align 16
|
|
ret void
|
|
; CHECK-LABEL: @test2
|
|
; CHECK: lvx [[REG1:[0-9]+]], 0, 3
|
|
; CHECK: lvx [[REG2:[0-9]+]], 0, 4
|
|
; CHECK: vbpermq {{[0-9]+}}, [[REG1]], [[REG2]]
|
|
; CHECK-VSX: vbpermq {{[0-9]+}}, {{[0-9]+}}, {{[0-9]+}}
|
|
}
|
|
|
|
; Function Attrs: nounwind
|
|
define void @test3() {
|
|
entry:
|
|
%0 = load <16 x i8>, <16 x i8>* @vsc, align 16
|
|
%1 = call <16 x i8> @llvm.ppc.altivec.vgbbd(<16 x i8> %0)
|
|
store <16 x i8> %1, <16 x i8>* @res_vsc, align 16
|
|
ret void
|
|
; CHECK-LABEL: @test3
|
|
; CHECK: lvx [[REG1:[0-9]+]],
|
|
; CHECK: vgbbd {{[0-9]+}}, [[REG1]]
|
|
; CHECK-VSX: vgbbd {{[0-9]+}}, {{[0-9]+}}
|
|
}
|
|
|
|
; Function Attrs: nounwind
|
|
define void @test4() {
|
|
entry:
|
|
%0 = load <16 x i8>, <16 x i8>* @vuc, align 16
|
|
%1 = call <16 x i8> @llvm.ppc.altivec.vgbbd(<16 x i8> %0)
|
|
store <16 x i8> %1, <16 x i8>* @res_vuc, align 16
|
|
ret void
|
|
; CHECK-LABEL: @test4
|
|
; CHECK: lvx [[REG1:[0-9]+]],
|
|
; CHECK: vgbbd {{[0-9]+}}, [[REG1]]
|
|
; CHECK-VSX: vgbbd {{[0-9]+}}, {{[0-9]+}}
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
declare <2 x i64> @llvm.ppc.altivec.vbpermq(<16 x i8>, <16 x i8>)
|
|
|
|
; Function Attrs: nounwind readnone
|
|
declare <16 x i8> @llvm.ppc.altivec.vgbbd(<16 x i8>)
|