caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
cd58fb632533e9bb87d401b734fcfec62012276d
clang-p2996/llvm/test/CodeGen/AMDGPU/GlobalISel
History
Jay Foad c7e1fc8496 [AMDGPU] Fix CHECK lines
2020-04-03 10:07:21 +01:00
..
add.v2i16.ll
AMDGPU/GlobalISel: Avoid illegal vector exts for add/sub/mul
2020-03-09 23:42:17 -04:00
amdgpu-irtranslator.ll
…
artifact-combiner-anyext.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
artifact-combiner-extract.mir
GlobalISel: Partially implement lower for G_EXTRACT
2019-10-06 01:37:35 +00:00
artifact-combiner-sext.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
artifact-combiner-trunc.mir
[GlobalISel] combine G_TRUNC with G_MERGE_VALUES
2020-03-16 14:42:01 +01:00
artifact-combiner-unmerge-values.mir
AMDGPU/GlobalISel: Refine G_TRUNC legality rules
2020-03-10 15:32:22 -07:00
artifact-combiner-zext.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
bool-legalization.ll
AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store
2020-01-27 07:13:56 -08:00
bswap.ll
AMDGPU/GlobalISel: Insert readfirstlane on SGPR returns
2020-03-10 11:18:48 -04:00
combine-ashr-narrow.mir
AMDGPU/GlobalISel: Introduce post-legalize combiner
2020-02-24 22:12:12 -05:00
combine-ext-legalizer.mir
AMDGPU/GlobalISel: Legalize G_SEXT_INREG
2020-02-04 13:23:53 -08:00
combine-itofp.mir
AMDGPU/GlobalISel: Form CVT_F32_UBYTE0
2020-03-30 17:45:55 -04:00
combine-lshr-narrow.mir
AMDGPU/GlobalISel: Introduce post-legalize combiner
2020-02-24 22:12:12 -05:00
combine-shl-narrow.mir
AMDGPU/GlobalISel: Introduce post-legalize combiner
2020-02-24 22:12:12 -05:00
constant-bus-restriction.ll
Revert "Revert "[GlobalISel][Localizer] Enable intra-block localization of already-local uses.""
2020-03-06 21:35:08 -08:00
divergent-control-flow.ll
[AMDGPU] Add Scratch Wave Offset to Scratch Buffer Descriptor in entry functions
2020-03-19 15:35:16 -04:00
extractelement.ll
Revert "Revert "[GlobalISel][Localizer] Enable intra-block localization of already-local uses.""
2020-03-06 21:35:08 -08:00
floor.f64.ll
AMDGPU/GlobalISel: Legalize f64 G_FFLOOR for SI
2020-02-05 14:32:01 -05:00
fma.ll
AMDGPU/GlobalISel: Add some end to end tests for fma selection
2020-03-24 21:23:37 -04:00
fmax_legacy.ll
AMDGPU/GlobalISel: Introduce post-legalize combiner
2020-02-24 22:12:12 -05:00
fmin_legacy.ll
AMDGPU/GlobalISel: Introduce post-legalize combiner
2020-02-24 22:12:12 -05:00
fmul.v2f16.ll
AMDGPU/GlobalISel: Select VOP3P instructions
2020-02-21 13:35:40 -05:00
fpow.ll
[AMDGPU] Remove dubious logic in bidirectional list scheduler
2020-02-28 21:35:34 +00:00
function-returns.ll
AMDGPU/GlobalISel: Improve handling of illegal return types
2020-03-09 13:11:30 -07:00
global-value.illegal.ll
AMDGPU/GlobalISel: Allow arbitrary global values
2020-02-17 11:32:28 -08:00
global-value.ll
AMDGPU/GlobalISel: Allow arbitrary global values
2020-02-17 11:32:28 -08:00
image_ls_mipmap_zero.a16.ll
AMDGPU/GlobalISel: Start handling _L to _LZ optimization
2020-03-30 17:02:30 -04:00
image_ls_mipmap_zero.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
insertelement.ll
[AMDGPU] Add Scratch Wave Offset to Scratch Buffer Descriptor in entry functions
2020-03-19 15:35:16 -04:00
inst-select-abs.mir
AMDGPU/GlobalISel: Fix import of s_abs_i32 pattern
2020-01-07 10:32:07 -05:00
inst-select-add.mir
AMDGPU/GlobalISel: Fix tablegen selection for scalar bin ops
2020-01-29 08:55:54 -08:00
inst-select-add.s16.mir
AMDGPU/GlobalISel: Fix import of zext of s16 op patterns
2020-01-09 10:29:32 -05:00
inst-select-amdgcn.class.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-amdgcn.class.s16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.cos.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.cos.s16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.cvt.pk.i16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.cvt.pk.u16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.cvt.pknorm.i16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.cvt.pknorm.u16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.cvt.pkrtz.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.ds.swizzle.mir
TableGen/GlobalISel: Add way for SDNodeXForm to work on timm
2020-01-09 17:37:52 -05:00
inst-select-amdgcn.exp.mir
AMDGPU/GlobalISel: Select exp with patterns
2020-01-15 18:33:15 -05:00
inst-select-amdgcn.fmad.ftz.mir
AMDGPU: Remove denormal subtarget features
2020-04-02 17:17:12 -04:00
inst-select-amdgcn.fmed3.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.fmed3.s16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.fract.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-amdgcn.fract.s16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.ldexp.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-amdgcn.ldexp.s16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.mbcnt.lo.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.mul.u24.mir
AMDGPU/GlobalISel: Select mul24 intrinsics
2019-12-30 14:24:25 -05:00
inst-select-amdgcn.rcp.legacy.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.rcp.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-amdgcn.rcp.s16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.readfirstlane.mir
AMDGPU/GlobalISel: Fix readfirstlane pattern import
2020-01-07 11:07:08 -05:00
inst-select-amdgcn.rsq.clamp.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.rsq.legacy.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.rsq.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-amdgcn.rsq.s16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.s.barrier.mir
AMDGPU/GlobalISel: Try generated matcher with intrinsics
2019-07-02 14:52:16 +00:00
inst-select-amdgcn.s.sendmsg.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.sffbh.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.sin.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.sin.s16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgpu-atomic-cmpxchg-flat.mir
[globalisel] Rename G_GEP to G_PTR_ADD
2019-11-05 10:31:17 -08:00
inst-select-amdgpu-atomic-cmpxchg-global.mir
AMDGPU/GlobalISel: Select MUBUF path for global atomic cmpxchg
2020-02-19 06:19:22 -08:00
inst-select-amdgpu-ffbh-u32.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-and.mir
GlobalISel: Reimplement fewerElementsVectorBasic
2020-02-24 21:19:47 -05:00
inst-select-anyext.mir
AMDGPU/GlobalISel: Remove extension legality hacks
2020-02-04 12:50:47 -08:00
inst-select-ashr.mir
[AMDGPU] fixed divergence driven shift operations selection
2020-01-31 20:49:56 +03:00
inst-select-ashr.s16.mir
AMDGPU/GlobalISel: Fix import of zext of s16 op patterns
2020-01-09 10:29:32 -05:00
inst-select-ashr.v2s16.mir
AMDGPU/GlobalISel: Select VOP3P instructions
2020-02-21 13:35:40 -05:00
inst-select-atomic-cmpxchg-local.mir
AMDGPU/GlobalISel: Add missing tests for cmpxchg selection
2020-02-13 10:26:55 -08:00
inst-select-atomicrmw-add-flat.mir
AMDGPU/GlobalISel: Add selection tests for G_ATOMICRMW_ADD
2020-01-24 12:15:09 -08:00
inst-select-atomicrmw-add-global.mir
AMDGPU/GlobalISel: Select global MUBUF atomicrmw
2020-01-31 06:05:41 -08:00
inst-select-atomicrmw-fadd-local.mir
[globalisel] Rename G_GEP to G_PTR_ADD
2019-11-05 10:31:17 -08:00
inst-select-atomicrmw-xchg-local.mir
[globalisel] Rename G_GEP to G_PTR_ADD
2019-11-05 10:31:17 -08:00
inst-select-bitcast.mir
AMDGPU/GlobalISel: Prepare some tests for store selection
2019-07-09 14:30:57 +00:00
inst-select-bitreverse.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-br.mir
AMDGPU/GlobalISel: Select G_BRCOND for scc conditions
2019-07-01 15:39:27 +00:00
inst-select-brcond.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
inst-select-bswap.mir
AMDGPU/GlobalISel: Handle G_BSWAP
2020-02-14 09:09:44 -08:00
inst-select-build-vector-trunc.v2s16.mir
AMDGPU/GlobalISel: Commit test changes I forgot to squash
2020-02-21 11:43:39 -05:00
inst-select-build-vector.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-concat-vectors.mir
[AMDGPU][GlobalISel] Handle 64byte EltSIze in getRegSplitParts
2020-02-12 19:11:52 -08:00
inst-select-constant.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-copy.mir
AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store
2020-01-27 07:13:56 -08:00
inst-select-ctlz-zero-undef.mir
AMDGPU/GlobalISel: Select G_CTLZ_ZERO_UNDEF
2020-02-12 16:19:45 -08:00
inst-select-ctpop.mir
AMDGPU/GlobalISel: Fix missing test for select of s64 scalar G_CTPOP
2020-02-07 13:15:48 -05:00
inst-select-cttz-zero-undef.mir
AMDGPU/GlobalISel: Select G_CTTZ_ZERO_UNDEF
2020-02-12 16:19:46 -08:00
inst-select-extract-vector-elt.mir
AMDGPU/GlobalISel: Don't mis-select vector index on a constant
2020-02-09 18:02:37 -05:00
inst-select-extract.mir
AMDGPU/GlobalISel: Fix G_EXTRACT of 96-bit results
2020-02-14 15:57:40 -08:00
inst-select-fabs.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-fadd.s16.mir
AMDGPU/GlobalISel: Rewrite fadd select tests
2020-01-29 07:49:38 -08:00
inst-select-fadd.s32.mir
AMDGPU/GlobalISel: Fix constant bus violation with source modifiers
2020-02-21 10:30:23 -05:00
inst-select-fadd.s64.mir
AMDGPU/GlobalISel: Fix constant bus violation with source modifiers
2020-02-21 10:30:23 -05:00
inst-select-fcanonicalize.mir
AMDGPU/GlobalISel: Select VOP3P instructions
2020-02-21 13:35:40 -05:00
inst-select-fceil.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-fceil.s16.mir
AMDGPU/GlobalISel: Legalize some 16-bit round instructions
2019-12-24 09:53:01 -05:00
inst-select-fcmp.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
inst-select-fcmp.s16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-fexp2.mir
AMDGPU/GlobalISel: Add select test for fexp2
2019-12-30 10:56:37 -05:00
inst-select-ffloor.s16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-ffloor.s32.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
inst-select-ffloor.s64.mir
AMDGPU/GlobalISel: Legalize f64 G_FFLOOR for SI
2020-02-05 14:32:01 -05:00
inst-select-fma.s32.mir
AMDGPU/GlobalISel: Look through copies for source modifiers
2020-01-29 08:08:13 -08:00
inst-select-fmad.s32.mir
AMDGPU/GlobalISel: Look through copies for source modifiers
2020-01-29 08:08:13 -08:00
inst-select-fmaxnum-ieee.mir
AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store
2020-01-27 07:13:56 -08:00
inst-select-fmaxnum-ieee.s16.mir
AMDGPU/GlobalISel: Fix tests without asserts
2019-07-22 12:43:41 +00:00
inst-select-fmaxnum-ieee.v2s16.mir
AMDGPU/GlobalISel: Select VOP3P instructions
2020-02-21 13:35:40 -05:00
inst-select-fmaxnum.mir
AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store
2020-01-27 07:13:56 -08:00
inst-select-fmaxnum.s16.mir
AMDGPU/GlobalISel: Fix tests without asserts
2019-07-22 12:43:41 +00:00
inst-select-fmaxnum.v2s16.mir
AMDGPU/GlobalISel: Select VOP3P instructions
2020-02-21 13:35:40 -05:00
inst-select-fminnum-ieee.mir
AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store
2020-01-27 07:13:56 -08:00
inst-select-fminnum-ieee.s16.mir
AMDGPU/GlobalISel: Fix tests without asserts
2019-07-22 12:43:41 +00:00
inst-select-fminnum-ieee.v2s16.mir
AMDGPU/GlobalISel: Select VOP3P instructions
2020-02-21 13:35:40 -05:00
inst-select-fminnum.mir
AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store
2020-01-27 07:13:56 -08:00
inst-select-fminnum.s16.mir
AMDGPU/GlobalISel: Fix tests without asserts
2019-07-22 12:43:41 +00:00
inst-select-fminnum.v2s16.mir
AMDGPU/GlobalISel: Select VOP3P instructions
2020-02-21 13:35:40 -05:00
inst-select-fmul.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-fmul.v2s16.mir
AMDGPU/GlobalISel: Select VOP3P instructions
2020-02-21 13:35:40 -05:00
inst-select-fneg.mir
AMDGPU/GlobalISel: Manually select scalar f64 G_FNEG
2020-01-29 06:49:16 -08:00
inst-select-fptosi.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-fptoui.mir
AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store
2020-01-27 07:13:56 -08:00
inst-select-frame-index.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-frint.mir
AMDGPU/GlobalISel: Add missing tests for G_FRINT selection
2020-03-24 20:41:01 -04:00
inst-select-frint.s16.mir
AMDGPU/GlobalISel: Legalize some 16-bit round instructions
2019-12-24 09:53:01 -05:00
inst-select-fshr.mir
AMDGPU/GlobalISel: Basic legalize rules for G_FSHR
2020-03-30 11:53:01 -07:00
inst-select-icmp.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
inst-select-icmp.s16.mir
AMDGPU/GlobalISel: Fix missing test for s16 icmp
2020-01-07 16:36:31 -05:00
inst-select-icmp.s64.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
inst-select-implicit-def.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
inst-select-insert-vector-elt.mir
[AMDGPU] Define 16 bit VGPR subregs
2020-03-31 11:49:06 -07:00
inst-select-insert.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-intrinsic-trunc.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-intrinsic-trunc.s16.mir
AMDGPU/GlobalISel: Legalize some 16-bit round instructions
2019-12-24 09:53:01 -05:00
inst-select-inttoptr.mir
AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store
2020-01-27 07:13:56 -08:00
inst-select-load-atomic-flat.mir
[globalisel] Rename G_GEP to G_PTR_ADD
2019-11-05 10:31:17 -08:00
inst-select-load-atomic-global.mir
AMDPGPU/GlobalISel: Select more MUBUF global addressing modes
2020-01-27 07:28:36 -08:00
inst-select-load-atomic-local.mir
[globalisel] Rename G_GEP to G_PTR_ADD
2019-11-05 10:31:17 -08:00
inst-select-load-constant.mir
[AMDGPU] Handle SMRD signed offset immediate
2020-04-02 17:41:52 -07:00
inst-select-load-flat.mir
AMDGPU/GlobalISel: Allow selecting s128 load/stores
2020-02-03 12:28:08 -08:00
inst-select-load-global.mir
AMDGPU/GlobalISel: Allow selecting s128 load/stores
2020-02-03 12:28:08 -08:00
inst-select-load-global.s96.mir
AMDGPU/GlobalISel: Fix tests in release build
2020-01-29 12:27:16 -08:00
inst-select-load-local-128.mir
AMDGPU/GlobalISel: First pass at attempting to legalize load/stores
2019-09-10 16:20:14 +00:00
inst-select-load-local.mir
[AMDGPU] Add Scratch Wave Offset to Scratch Buffer Descriptor in entry functions
2020-03-19 15:35:16 -04:00
inst-select-load-private.mir
[AMDGPU] Add Scratch Wave Offset to Scratch Buffer Descriptor in entry functions
2020-03-19 15:35:16 -04:00
inst-select-load-smrd.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-lshr.mir
[AMDGPU] fixed divergence driven shift operations selection
2020-01-31 20:49:56 +03:00
inst-select-lshr.s16.mir
AMDGPU/GlobalISel: Fix import of zext of s16 op patterns
2020-01-09 10:29:32 -05:00
inst-select-lshr.v2s16.mir
AMDGPU/GlobalISel: Select VOP3P instructions
2020-02-21 13:35:40 -05:00
inst-select-merge-values.mir
AMDGPU/GlobalISel: Make some large merges legal
2020-03-16 10:49:10 -04:00
inst-select-mul.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-or.mir
GlobalISel: Reimplement fewerElementsVectorBasic
2020-02-24 21:19:47 -05:00
inst-select-pattern-add3.mir
AMDGPU/GlobalISel: Add more tests for add3 folding
2020-03-24 14:30:24 -04:00
inst-select-pattern-and-or.mir
AMDGPU/GlobalISel: Add select patterns for v_and_or_b32
2020-03-24 20:47:54 -04:00
inst-select-pattern-or3.mir
AMDGPU/GlobalISel: Fix xnor matching
2020-02-21 11:42:49 -05:00
inst-select-pattern-smed3.mir
AMDGPU/GlobalISel: Fix import of integer med3
2020-01-09 10:29:32 -05:00
inst-select-pattern-smed3.s16.mir
AMDGPU/GlobalISel: Fix import of integer med3
2020-01-09 10:29:32 -05:00
inst-select-pattern-umed3.mir
AMDGPU/GlobalISel: Fix import of integer med3
2020-01-09 10:29:32 -05:00
inst-select-pattern-umed3.s16.mir
AMDGPU/GlobalISel: Fix import of integer med3
2020-01-09 10:29:32 -05:00
inst-select-pattern-xor3.mir
AMDGPU/GlobalISel: Fix xnor matching
2020-02-21 11:42:49 -05:00
inst-select-pattern-xor3.xfail.mir
Revert "Revert "Reland "[Support] make report_fatal_error abort instead of exit"""
2020-02-13 10:16:06 -08:00
inst-select-phi.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-ptr-add.mir
AMDGPU/GlobalISel: Legalize G_PTR_ADD for arbitrary pointers
2020-01-21 16:35:36 -05:00
inst-select-ptr-mask.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-ptrtoint.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-scalar-packed.xfail.mir
AMDGPU/GlobalISel: Fix mishandling SGPR v2s16 add/sub/mul
2020-03-09 22:51:54 -04:00
inst-select-select.mir
AMDGPU/GlobalISel: Eliminate SelectVOP3Mods_f32
2020-01-27 17:53:54 -05:00
inst-select-sext-inreg.mir
AMDGPU/GlobalISel: Select G_SEXT_INREG
2020-02-04 13:23:53 -08:00
inst-select-sext.mir
AMDGPU/GlobalISel: Remove extension legality hacks
2020-02-04 12:50:47 -08:00
inst-select-shl.mir
[AMDGPU] fixed divergence driven shift operations selection
2020-01-31 20:49:56 +03:00
inst-select-shl.s16.mir
AMDGPU/GlobalISel: Fix import of zext of s16 op patterns
2020-01-09 10:29:32 -05:00
inst-select-shl.v2s16.mir
AMDGPU/GlobalISel: Select VOP3P instructions
2020-02-21 13:35:40 -05:00
inst-select-shuffle-vector.v2s16.mir
AMDGPU/GlobalISel: Better code for one case of G_SHUFFLE_VECTOR on v2i16
2020-02-21 21:16:39 +00:00
inst-select-sitofp.mir
AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store
2020-01-27 07:13:56 -08:00
inst-select-smax.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-smin.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-smulh.mir
AMDGPU/GlobalISel: Fix tablegen selection for scalar bin ops
2020-01-29 08:55:54 -08:00
inst-select-store-flat.mir
AMDGPU/GlobalISel: Allow selecting s128 load/stores
2020-02-03 12:28:08 -08:00
inst-select-store-global.mir
AMDGPU/GlobalISel: Split 96-bit load/store select tests out
2020-02-12 09:58:37 -05:00
inst-select-store-global.s96.mir
AMDGPU/GlobalISel: Split 96-bit load/store select tests out
2020-02-12 09:58:37 -05:00
inst-select-store-local.mir
[AMDGPU] Add Scratch Wave Offset to Scratch Buffer Descriptor in entry functions
2020-03-19 15:35:16 -04:00
inst-select-store-private.mir
[AMDGPU] Add Scratch Wave Offset to Scratch Buffer Descriptor in entry functions
2020-03-19 15:35:16 -04:00
inst-select-sub.mir
AMDGPU/GlobalISel: Fix tablegen selection for scalar bin ops
2020-01-29 08:55:54 -08:00
inst-select-trunc.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-trunc.v2s16.mir
AMDGPU/GlobalISel: Select v2s32->v2s16 G_TRUNC
2020-02-17 09:20:13 -05:00
inst-select-uadde.gfx10.mir
AMDGPU/GlobalISel: Select G_UADDE/G_USUBE
2020-01-06 18:27:52 -05:00
inst-select-uadde.mir
AMDGPU/GlobalISel: Select G_UADDE/G_USUBE
2020-01-06 18:27:52 -05:00
inst-select-uaddo.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
inst-select-uitofp.mir
GlobalISel: Lower s1 source G_SITOFP/G_UITOFP
2019-11-15 13:37:20 +05:30
inst-select-umax.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-umin.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-umulh.mir
AMDGPU/GlobalISel: Fix tablegen selection for scalar bin ops
2020-01-29 08:55:54 -08:00
inst-select-unmerge-values.mir
AMDGPU/GlobalISel: Make some large merges legal
2020-03-16 10:49:10 -04:00
inst-select-usube.gfx10.mir
AMDGPU/GlobalISel: Select G_UADDE/G_USUBE
2020-01-06 18:27:52 -05:00
inst-select-usube.mir
AMDGPU/GlobalISel: Select G_UADDE/G_USUBE
2020-01-06 18:27:52 -05:00
inst-select-usubo.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
inst-select-xor.mir
GlobalISel: Reimplement fewerElementsVectorBasic
2020-02-24 21:19:47 -05:00
inst-select-zext.mir
AMDGPU/GlobalISel: Remove extension legality hacks
2020-02-04 12:50:47 -08:00
irtranslator-amdgcn-sendmsg.ll
Reapply r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"
2019-09-19 16:26:14 +00:00
irtranslator-amdgpu_kernel-system-sgprs.ll
AMDGPU/GlobalISel: Legalize workgroup ID intrinsics
2019-07-01 18:47:22 +00:00
irtranslator-amdgpu_kernel.ll
[AMDGPU] Don't create MachinePointerInfos with an UndefValue pointer
2019-12-23 15:58:19 +00:00
irtranslator-amdgpu_ps.ll
AMDGPU/GlobalISel: Insert readfirstlane on SGPR returns
2020-03-10 11:18:48 -04:00
irtranslator-amdgpu_vs.ll
AMDGPU/GlobalISel: Insert readfirstlane on SGPR returns
2020-03-10 11:18:48 -04:00
irtranslator-atomicrmw.ll
GlobalISel: Add G_ATOMICRMW_{FADD|FSUB}
2019-07-30 23:56:30 +00:00
irtranslator-fast-math-flags.ll
AMDGPU/GlobalISel: Legalize workitem ID intrinsics
2019-07-01 18:45:36 +00:00
irtranslator-fence.ll
GlobalISel: Add G_FENCE
2019-07-02 14:16:39 +00:00
irtranslator-function-args.ll
AMDGPU/GlobalISel: Hack to fix i24 argument lowering
2020-03-30 11:00:45 -04:00
irtranslator-getelementptr.ll
[GlobalISel][IRTranslator] Follow convention and put constant offset of getelementptr arithmetic on RHS.
2020-01-29 11:37:19 -08:00
irtranslator-readnone-intrinsic-callsite.ll
…
irtranslator-sat.ll
AMDGPU/GlobalISel: Hack to fix i24 argument lowering
2020-03-30 11:00:45 -04:00
irtranslator-struct-return-intrinsics.ll
GlobalISel: Allow CSE of G_IMPLICIT_DEF
2020-02-05 17:47:21 -05:00
lds-global-non-entry-func.ll
AMDGPU: Don't hard error on LDS globals in functions
2020-03-11 15:34:11 -04:00
lds-global-value.ll
[AMDGPU] Remove dubious logic in bidirectional list scheduler
2020-02-28 21:35:34 +00:00
lds-relocs.ll
[GlobalISel] Add new combine to convert scalar G_MUL to G_SHL.
2020-01-29 13:39:00 -08:00
lds-size.ll
AMDGPU/GlobalISel: Implement LDS G_GLOBAL_VALUE
2019-09-09 17:13:44 +00:00
lds-zero-initializer.ll
Revert "Revert "Reland "[Support] make report_fatal_error abort instead of exit"""
2020-02-13 10:16:06 -08:00
legalize-add.mir
AMDGPU/GlobalISel: Use packed for G_ADD/G_SUB/G_MUL v2s16
2020-02-25 11:20:35 -05:00
legalize-addrspacecast.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-amdgcn.if-invalid.mir
AMDGPU/GlobalISel: Custom lower control flow intrinsics
2019-07-01 18:40:23 +00:00
legalize-amdgcn.wavefrontsize.mir
AMDGPU/GlobalISel: Legalize wavefrontsize intrinsic
2019-09-09 15:20:49 +00:00
legalize-and.mir
GlobalISel: Implement fewerElementsVector for G_TRUNC
2020-03-10 15:17:20 -07:00
legalize-anyext.mir
AMDGPU/GlobalISel: Add some tests that used to infinite loop
2020-03-10 22:12:56 -04:00
legalize-ashr.mir
GlobalISel: Allow CSE of G_IMPLICIT_DEF
2020-02-05 17:47:21 -05:00
legalize-atomic-cmpxchg-with-success.mir
AMDGPU/GlobalISel: Handle flat/global G_ATOMIC_CMPXCHG
2019-10-25 13:11:09 -07:00
legalize-atomic-cmpxchg.mir
AMDGPU/GlobalISel: Handle flat/global G_ATOMIC_CMPXCHG
2019-10-25 13:11:09 -07:00
legalize-atomicrmw-add.mir
…
legalize-atomicrmw-and.mir
…
legalize-atomicrmw-fadd.mir
AMDGPU/GlobalISel: Handle G_ATOMICRMW_FADD
2019-08-01 03:33:15 +00:00
legalize-atomicrmw-max.mir
…
legalize-atomicrmw-min.mir
…
legalize-atomicrmw-nand.mir
Revert "Revert "Reland "[Support] make report_fatal_error abort instead of exit"""
2020-02-13 10:16:06 -08:00
legalize-atomicrmw-or.mir
…
legalize-atomicrmw-sub.mir
…
legalize-atomicrmw-umax.mir
…
legalize-atomicrmw-umin.mir
…
legalize-atomicrmw-xchg-flat.mir
Revert "Revert "Reland "[Support] make report_fatal_error abort instead of exit"""
2020-02-13 10:16:06 -08:00
legalize-atomicrmw-xchg.mir
…
legalize-atomicrmw-xor.mir
…
legalize-bitcast.mir
[GlobalISel] combine G_TRUNC with G_MERGE_VALUES
2020-03-16 14:42:01 +01:00
legalize-bitreverse.mir
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
legalize-block-addr.mir
[Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing
2019-09-11 11:16:48 +00:00
legalize-brcond.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
legalize-bswap.mir
GlobalISel: Reimplement fewerElementsVectorBasic
2020-02-24 21:19:47 -05:00
legalize-build-vector-trunc.mir
AMDGPU/GlobalISel: Legalize G_BUILD_VECTOR_TRUNC
2019-09-09 17:04:18 +00:00
legalize-build-vector.mir
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
legalize-build-vector.s16.mir
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
legalize-concat-vectors.mir
AMDGPU/GlobalISel: Legalize more concat_vectors
2019-07-09 14:17:31 +00:00
legalize-constant.mir
AMDGPU/GlobalISel: Make 16-bit constants legal
2019-09-04 16:19:45 +00:00
legalize-ctlz-zero-undef.mir
[GlobalISel] combine G_TRUNC with G_MERGE_VALUES
2020-03-16 14:42:01 +01:00
legalize-ctlz.mir
[GlobalISel] combine G_TRUNC with G_MERGE_VALUES
2020-03-16 14:42:01 +01:00
legalize-ctpop.mir
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
legalize-cttz-zero-undef.mir
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
legalize-cttz.mir
GlobalISel: Fix lowering of G_CTLZ/G_CTTZ
2020-02-07 06:54:12 -08:00
legalize-extract-vector-elt.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-extract.mir
GlobalISel: Implement fewerElementsVector for G_TRUNC
2020-03-10 15:17:20 -07:00
legalize-fabs.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-fadd.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-fcanonicalize.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-fceil.mir
AMDGPU/GlobalISel: Legalize some 16-bit round instructions
2019-12-24 09:53:01 -05:00
legalize-fcmp.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-fconstant.mir
AMDGPU/GlobalISel: Make 16-bit constants legal
2019-09-04 16:19:45 +00:00
legalize-fcopysign.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-fcos.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-fdiv.mir
GlobalISel: Allow CSE of G_IMPLICIT_DEF
2020-02-05 17:47:21 -05:00
legalize-fexp2.mir
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
legalize-fexp.mir
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
legalize-ffloor.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-flog2.mir
…
legalize-flog10.mir
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
legalize-flog.mir
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
legalize-fma.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-fmad.s16.mir
AMDGPU/GlobalISel: Fix insert point when lowering G_FMAD
2020-03-31 19:57:06 -04:00
legalize-fmad.s32.mir
AMDGPU/GlobalISel: Fix insert point when lowering G_FMAD
2020-03-31 19:57:06 -04:00
legalize-fmad.s64.mir
AMDGPU: Split denormal mode tracking bits
2020-02-04 10:44:21 -08:00
legalize-fmaxnum.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-fminnum.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-fmul.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-fneg.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-fpext.mir
GlobalISel: Allow CSE of G_IMPLICIT_DEF
2020-02-05 17:47:21 -05:00
legalize-fpow.mir
AMDGPU/GlobalISel: Legalize G_FPOW
2020-02-21 10:31:13 -05:00
legalize-fptosi.mir
AMDGPU/GlobalISel: Legalize f64 G_FFLOOR for SI
2020-02-05 14:32:01 -05:00
legalize-fptoui.mir
AMDGPU/GlobalISel: Legalize f64 G_FFLOOR for SI
2020-02-05 14:32:01 -05:00
legalize-fptrunc.mir
GlobalISel: Lower s64->s16 G_FPTRUNC
2020-02-14 10:46:58 -08:00
legalize-frint.mir
[GISel] Allow getConstantVRegVal() to return G_FCONSTANT values.
2019-10-10 21:46:26 +00:00
legalize-fshr.mir
AMDGPU/GlobalISel: Basic legalize rules for G_FSHR
2020-03-30 11:53:01 -07:00
legalize-fsin.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-fsqrt.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-fsub.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-icmp.mir
AMDGPU/GlobalISel: Add some missing tests for non-power-of-2 cases
2020-02-16 22:48:42 -05:00
legalize-implicit-def.mir
AMDGPU/GlobalISel: Add some oversized G_IMPLICIT_DEF tests
2020-03-23 11:16:10 -04:00
legalize-insert-vector-elt.mir
AMDGPU/GlobalISel: Look through casts when legalizing vector indexing
2020-02-09 18:02:10 -05:00
legalize-insert.mir
[GlobalISel] add additional lowering support for G_INSERT
2020-03-16 16:27:17 +01:00
legalize-intrinsic-amdgcn-fdiv-fast.mir
[update_mir_test_checks] Handle MI flags properly
2019-10-14 22:01:58 +00:00
legalize-intrinsic-round.mir
GlobalISel: Fix round lowering
2020-03-16 11:37:30 -04:00
legalize-intrinsic-trunc.mir
AMDGPU/GlobalISel: Legalize some 16-bit round instructions
2019-12-24 09:53:01 -05:00
legalize-inttoptr.mir
AMDGPU/GlobalISel: Add some missing tests for non-power-of-2 cases
2020-02-16 22:48:42 -05:00
legalize-jump-table.mir
Revert "Revert "Reland "[Support] make report_fatal_error abort instead of exit"""
2020-02-13 10:16:06 -08:00
legalize-llvm.amdgcn.image.atomic.dim.a16.ll
AMDGPU/GlobalISel: Handle image atomics
2020-03-30 17:41:04 -04:00
legalize-llvm.amdgcn.image.dim.a16.ll
Reapply "AMDGPU/GlobalISel: Fully handle 0 dmask case during legalize"
2020-03-18 12:01:22 -04:00
legalize-llvm.amdgcn.image.load.2d.d16.ll
AMDGPU: Account for dmask when computing image mem size
2020-03-30 17:30:58 -04:00
legalize-llvm.amdgcn.image.load.2d.ll
AMDGPU: Account for dmask when computing image mem size
2020-03-30 17:30:58 -04:00
legalize-llvm.amdgcn.image.load.2darraymsaa.ll
AMDGPU/GlobalISel: Legalize non-a16 non-NSA images
2020-03-17 10:02:09 -04:00
legalize-llvm.amdgcn.image.load.3d.ll
AMDGPU/GlobalISel: Legalize non-a16 non-NSA images
2020-03-17 10:02:09 -04:00
legalize-llvm.amdgcn.image.store.2d.d16.ll
AMDGPU/GlobalISel: Legalize non-a16 non-NSA images
2020-03-17 10:02:09 -04:00
legalize-llvm.amdgcn.s.buffer.load.mir
AMDGPU/GlobalISel: Add mem operand to s.buffer.load intrinsic
2020-02-05 15:04:42 -05:00
legalize-load-constant-32bit.mir
AMDGPU/GlobalISel: Regenerate check lines
2020-01-02 16:00:45 -05:00
legalize-load-constant.mir
GlobalISel: Don't try to narrow extending loads/trunc store
2020-03-10 23:34:10 -04:00
legalize-load-flat.mir
GlobalISel: Don't try to narrow extending loads/trunc store
2020-03-10 23:34:10 -04:00
legalize-load-global.mir
GlobalISel: Don't try to narrow extending loads/trunc store
2020-03-10 23:34:10 -04:00
legalize-load-local.mir
AMDGPU: Use 128-bit DS operations by default
2020-04-02 17:17:47 -04:00
legalize-load-private.mir
GlobalISel: Don't try to narrow extending loads/trunc store
2020-03-10 23:34:10 -04:00
legalize-lshr.mir
GlobalISel: Allow CSE of G_IMPLICIT_DEF
2020-02-05 17:47:21 -05:00
legalize-merge-values-build-vector.mir
…
legalize-merge-values.mir
AMDGPU/GlobalISel: Make some large merges legal
2020-03-16 10:49:10 -04:00
legalize-mul.mir
AMDGPU/GlobalISel: Use packed for G_ADD/G_SUB/G_MUL v2s16
2020-02-25 11:20:35 -05:00
legalize-or.mir
GlobalISel: Implement fewerElementsVector for G_TRUNC
2020-03-10 15:17:20 -07:00
legalize-phi.mir
AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
2020-03-15 17:22:34 -04:00
legalize-ptr-add.mir
AMDGPU/GlobalISel: Legalize G_PTR_ADD for arbitrary pointers
2020-01-21 16:35:36 -05:00
legalize-ptrtoint.mir
AMDGPU/GlobalISel: Add some missing tests for non-power-of-2 cases
2020-02-16 22:48:42 -05:00
legalize-sadde.mir
AMDGPU/GlobalISel: Add more tests for G_SADDE/G_SSUBE
2020-03-15 16:54:40 -04:00
legalize-saddo.mir
AMDGPU/GlobalISel: Lower 64-bit uaddo/usubo
2020-02-24 23:08:14 +00:00
legalize-sdiv.mir
AMDGPU/GlobalISel: Custom lower 32-bit G_SDIV/G_SREM
2020-02-17 15:09:51 -05:00
legalize-select.mir
GlobalISel: Allow CSE of G_IMPLICIT_DEF
2020-02-05 17:47:21 -05:00
legalize-sext-inreg.mir
GlobalISel: Implement fewerElementsVector for G_TRUNC
2020-03-10 15:17:20 -07:00
legalize-sext.mir
AMDGPU/GlobalISel: Add some tests that used to infinite loop
2020-03-10 22:12:56 -04:00
legalize-sextload-constant-32bit.mir
AMDGPU/GlobalISel: Add load legalization tests
2020-03-24 20:41:01 -04:00
legalize-sextload-flat.mir
AMDGPU/GlobalISel: Legalize G_SEXT_INREG
2020-02-04 13:23:53 -08:00
legalize-sextload-global.mir
…
legalize-sextload-local.mir
…
legalize-sextload-private.mir
…
legalize-shl.mir
GlobalISel: Allow CSE of G_IMPLICIT_DEF
2020-02-05 17:47:21 -05:00
legalize-shuffle-vector.mir
GlobalISel: Allow CSE of G_IMPLICIT_DEF
2020-02-05 17:47:21 -05:00
legalize-shuffle-vector.s16.mir
GlobalISel: Allow CSE of G_IMPLICIT_DEF
2020-02-05 17:47:21 -05:00
legalize-sitofp.mir
AMDGPU/GlobalISel: Fix non-power-of-2 G_SITOFP/G_UITOFP
2020-02-16 22:48:57 -05:00
legalize-smax.mir
AMDGPU/GlobalISel: Legalize s64 min/max by lowering
2020-02-25 16:00:43 +00:00
legalize-smin.mir
AMDGPU/GlobalISel: Legalize s64 min/max by lowering
2020-02-25 16:00:43 +00:00
legalize-smulh.mir
…
legalize-srem.mir
AMDGPU/GlobalISel: Custom lower 32-bit G_SDIV/G_SREM
2020-02-17 15:09:51 -05:00
legalize-ssube.mir
AMDGPU/GlobalISel: Add more tests for G_SADDE/G_SSUBE
2020-03-15 16:54:40 -04:00
legalize-ssubo.mir
AMDGPU/GlobalISel: Lower 64-bit uaddo/usubo
2020-02-24 23:08:14 +00:00
legalize-store-global.mir
GlobalISel: Don't try to narrow extending loads/trunc store
2020-03-10 23:34:10 -04:00
legalize-store.mir
AMDGPU/GlobalISel: Widen non-power-of-2 load results
2020-02-12 09:35:10 -05:00
legalize-sub.mir
AMDGPU/GlobalISel: Use packed for G_ADD/G_SUB/G_MUL v2s16
2020-02-25 11:20:35 -05:00
legalize-trunc.mir
AMDGPU/GlobalISel: Refine G_TRUNC legality rules
2020-03-10 15:32:22 -07:00
legalize-uadde.mir
GlobalISel: Fix lowering for G_UADDE/G_USUBE
2020-02-26 19:10:52 -08:00
legalize-uaddo.mir
AMDGPU/GlobalISel: Lower 64-bit uaddo/usubo
2020-02-24 23:08:14 +00:00
legalize-udiv.mir
AMDGPU/GlobalISel: Fix insert point when lowering G_FMAD
2020-03-31 19:57:06 -04:00
legalize-uitofp.mir
AMDGPU/GlobalISel: Fix non-power-of-2 G_SITOFP/G_UITOFP
2020-02-16 22:48:57 -05:00
legalize-umax.mir
AMDGPU/GlobalISel: Legalize s64 min/max by lowering
2020-02-25 16:00:43 +00:00
legalize-umin.mir
AMDGPU/GlobalISel: Legalize s64 min/max by lowering
2020-02-25 16:00:43 +00:00
legalize-umulh.mir
AMDGPU/GlobalISel: Add missing test for G_UMULH
2020-02-26 22:30:13 -05:00
legalize-unmerge-values-xfail.mir
Revert "Revert "Reland "[Support] make report_fatal_error abort instead of exit"""
2020-02-13 10:16:06 -08:00
legalize-unmerge-values.mir
AMDGPU/GlobalISel: Add a testcase for G_UNMERGE_VALUES legalization
2020-03-24 21:54:43 -04:00
legalize-urem.mir
AMDGPU/GlobalISel: Fix insert point when lowering G_FMAD
2020-03-31 19:57:06 -04:00
legalize-usube.mir
GlobalISel: Fix lowering for G_UADDE/G_USUBE
2020-02-26 19:10:52 -08:00
legalize-usubo.mir
AMDGPU/GlobalISel: Lower 64-bit uaddo/usubo
2020-02-24 23:08:14 +00:00
legalize-xor.mir
GlobalISel: Implement fewerElementsVector for G_TRUNC
2020-03-10 15:17:20 -07:00
legalize-zext.mir
[GlobalISel] combine G_TRUNC with G_MERGE_VALUES
2020-03-16 14:42:01 +01:00
legalize-zextload-constant-32bit.mir
AMDGPU/GlobalISel: Add load legalization tests
2020-03-24 20:41:01 -04:00
legalize-zextload-flat.mir
…
legalize-zextload-global.mir
…
legalize-zextload-local.mir
…
legalize-zextload-private.mir
…
lit.local.cfg
…
llvm.amdgcn.atomic.dec.ll
[AMDGPU] Remove dubious logic in bidirectional list scheduler
2020-02-28 21:35:34 +00:00
llvm.amdgcn.atomic.inc.ll
[AMDGPU] Remove dubious logic in bidirectional list scheduler
2020-02-28 21:35:34 +00:00
llvm.amdgcn.dispatch.id.ll
AMDGPU/GlobalISel: Handle more input argument intrinsics
2019-07-01 18:50:50 +00:00
llvm.amdgcn.dispatch.ptr.ll
AMDGPU/GlobalISel: Handle more input argument intrinsics
2019-07-01 18:50:50 +00:00
llvm.amdgcn.ds.append.ll
AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store
2020-01-27 07:13:56 -08:00
llvm.amdgcn.ds.consume.ll
AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store
2020-01-27 07:13:56 -08:00
llvm.amdgcn.ds.gws.barrier.ll
AMDGPU/GlobalISel: Select DS GWS intrinsics
2020-01-16 11:25:10 -05:00
llvm.amdgcn.ds.gws.init.ll
AMDGPU/GlobalISel: Select DS GWS intrinsics
2020-01-16 11:25:10 -05:00
llvm.amdgcn.ds.gws.sema.br.ll
AMDGPU/GlobalISel: Select DS GWS intrinsics
2020-01-16 11:25:10 -05:00
llvm.amdgcn.ds.gws.sema.release.all.ll
Revert "Revert "Reland "[Support] make report_fatal_error abort instead of exit"""
2020-02-13 10:16:06 -08:00
llvm.amdgcn.ds.gws.sema.v.ll
AMDGPU/GlobalISel: Select DS GWS intrinsics
2020-01-16 11:25:10 -05:00
llvm.amdgcn.ds.ordered.add.gfx10.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.ds.ordered.{add|swap}
2020-01-13 13:09:38 -05:00
llvm.amdgcn.ds.ordered.add.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.ds.ordered.{add|swap}
2020-01-13 13:09:38 -05:00
llvm.amdgcn.ds.ordered.swap.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.ds.ordered.{add|swap}
2020-01-13 13:09:38 -05:00
llvm.amdgcn.end.cf.i32.ll
AMDGPU/GlobalISel: Add pre-legalize combiner pass
2020-01-22 10:16:39 -05:00
llvm.amdgcn.end.cf.i64.ll
AMDGPU/GlobalISel: Add pre-legalize combiner pass
2020-01-22 10:16:39 -05:00
llvm.amdgcn.fdot2.ll
AMDGPU/GlobalISel: Fix incorrect VOP3P fneg folding
2020-02-24 21:20:35 -05:00
llvm.amdgcn.fmul.legacy.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.fmul.legacy
2020-02-21 10:30:26 -05:00
llvm.amdgcn.if.break.i32.ll
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
llvm.amdgcn.if.break.i64.ll
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
llvm.amdgcn.image.atomic.dim.a16.ll
AMDGPU/GlobalISel: Handle image atomics
2020-03-30 17:41:04 -04:00
llvm.amdgcn.image.atomic.dim.ll
AMDGPU/GlobalISel: Handle image atomics
2020-03-30 17:41:04 -04:00
llvm.amdgcn.image.gather4.a16.dim.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
llvm.amdgcn.image.gather4.dim.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
llvm.amdgcn.image.gather4.o.dim.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
llvm.amdgcn.image.getresinfo.a16.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
llvm.amdgcn.image.getresinfo.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
llvm.amdgcn.image.load.1d.d16.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
llvm.amdgcn.image.load.1d.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
llvm.amdgcn.image.load.2d.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
llvm.amdgcn.image.load.2darraymsaa.a16.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
llvm.amdgcn.image.load.2darraymsaa.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
llvm.amdgcn.image.load.3d.a16.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
llvm.amdgcn.image.load.3d.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
llvm.amdgcn.image.sample.ltolz.a16.ll
AMDGPU/GlobalISel: Change intrinsic ID for _L to _LZ opt
2020-04-01 13:03:02 -04:00
llvm.amdgcn.image.sample.ltolz.ll
AMDGPU/GlobalISel: Switch test to checking final ISA
2020-04-01 13:03:02 -04:00
llvm.amdgcn.image.store.2d.d16.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
llvm.amdgcn.image.store.2d.ll
AMDGPU/GlobalISel: Start selecting image intrinsics
2020-03-30 17:33:04 -04:00
llvm.amdgcn.implicit.buffer.ptr.ll
AMDGPU/GlobalISel: Handle more input argument intrinsics
2019-07-01 18:50:50 +00:00
llvm.amdgcn.init.exec.ll
AMDGPU/GlobalISel: Add support for init.exec intrinsics
2019-10-01 02:07:25 +00:00
llvm.amdgcn.init.exec.wave32.ll
AMDGPU/GlobalISel: Add support for init.exec intrinsics
2019-10-01 02:07:25 +00:00
llvm.amdgcn.interp.p1.f16.ll
AMDGPU/GlobalISel: Handle 16-bank LDS llvm.amdgcn.interp.p1.f16
2020-01-22 12:10:59 -05:00
llvm.amdgcn.is.private.ll
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
llvm.amdgcn.is.shared.ll
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
llvm.amdgcn.kernarg.segment.ptr.ll
AMDGPU: Don't handle kernarg.segment.ptr in functions
2020-03-13 12:51:12 -07:00
llvm.amdgcn.mov.dpp8.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.mov.dpp8
2020-01-22 11:43:40 -05:00
llvm.amdgcn.mov.dpp.ll
[AMDGPU] Remove dubious logic in bidirectional list scheduler
2020-02-28 21:35:34 +00:00
llvm.amdgcn.permlane.ll
AMDGPU/GlobalISel: Select permlane16/permlanex16
2020-01-29 17:55:31 -05:00
llvm.amdgcn.queue.ptr.ll
AMDGPU/GlobalISel: Handle more input argument intrinsics
2019-07-01 18:50:50 +00:00
llvm.amdgcn.raw.buffer.atomic.add.ll
AMDGPU/GlobalISel: Select buffer atomics
2020-01-27 15:16:44 -05:00
llvm.amdgcn.raw.buffer.atomic.cmpswap.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.buffer.atomic.cmpswap
2020-01-30 08:22:43 -05:00
llvm.amdgcn.raw.buffer.load.format.f16.ll
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
llvm.amdgcn.raw.buffer.load.format.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.raw.buffer.load.format
2020-01-27 13:02:19 -05:00
llvm.amdgcn.raw.buffer.load.ll
AMDGPU/GlobalISel: Select G_SEXT_INREG
2020-02-04 13:23:53 -08:00
llvm.amdgcn.raw.buffer.store.format.f16.ll
AMDGPU/GlobalISel: Move llvm.amdgcn.raw.buffer.store handling
2020-01-27 14:59:30 -05:00
llvm.amdgcn.raw.buffer.store.format.f32.ll
AMDGPU/GlobalISel: Move llvm.amdgcn.raw.buffer.store handling
2020-01-27 14:59:30 -05:00
llvm.amdgcn.raw.buffer.store.ll
AMDGPU/GlobalISel: Move llvm.amdgcn.raw.buffer.store handling
2020-01-27 14:59:30 -05:00
llvm.amdgcn.raw.tbuffer.load.f16.ll
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
llvm.amdgcn.raw.tbuffer.load.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.raw.tbuffer.load
2020-01-27 13:40:37 -05:00
llvm.amdgcn.s.buffer.load.ll
AMDGPU/GlobalISel: Insert readfirstlane on SGPR returns
2020-03-10 11:18:48 -04:00
llvm.amdgcn.s.sleep.ll
Reapply r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"
2019-09-19 16:26:14 +00:00
llvm.amdgcn.sbfe.ll
AMDGPU/GlobalISel: Handle sbfe/ubfe intrinsic
2020-02-17 09:20:13 -05:00
llvm.amdgcn.sdot2.ll
[AMDGPU] Remove dubious logic in bidirectional list scheduler
2020-02-28 21:35:34 +00:00
llvm.amdgcn.sdot4.ll
AMDGPU/GlobalISel: Fix incorrect VOP3P fneg folding
2020-02-24 21:20:35 -05:00
llvm.amdgcn.sdot8.ll
AMDGPU/GlobalISel: Fix incorrect VOP3P fneg folding
2020-02-24 21:20:35 -05:00
llvm.amdgcn.softwqm.ll
AMDGPU/GlobalISel: Select wqm, softwqm and wwm intrinsics
2020-01-24 13:06:44 -08:00
llvm.amdgcn.struct.buffer.atomic.add.ll
AMDGPU/GlobalISel: Select buffer atomics
2020-01-27 15:16:44 -05:00
llvm.amdgcn.struct.buffer.atomic.cmpswap.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.buffer.atomic.cmpswap
2020-01-30 08:22:43 -05:00
llvm.amdgcn.struct.buffer.load.format.f16.ll
[AMDGPU] Allow struct.buffer.*.format intrinsics to accept i32
2020-03-11 08:20:32 +09:00
llvm.amdgcn.struct.buffer.load.format.ll
[AMDGPU] Allow struct.buffer.*.format intrinsics to accept i32
2020-03-11 08:20:32 +09:00
llvm.amdgcn.struct.buffer.load.ll
AMDGPU/GlobalISel: Un-XFAIL a test
2020-02-25 16:46:46 +00:00
llvm.amdgcn.struct.buffer.store.format.f16.ll
[AMDGPU] Allow struct.buffer.*.format intrinsics to accept i32
2020-03-11 08:20:32 +09:00
llvm.amdgcn.struct.buffer.store.format.f32.ll
[AMDGPU] Allow struct.buffer.*.format intrinsics to accept i32
2020-03-11 08:20:32 +09:00
llvm.amdgcn.struct.buffer.store.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.struct.buffer.store[.format]
2020-01-27 15:00:21 -05:00
llvm.amdgcn.struct.tbuffer.load.f16.ll
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
llvm.amdgcn.struct.tbuffer.load.ll
AMDGPU/GlobalISel: Select llvm.amdcn.struct.tbuffer.load
2020-01-27 14:42:04 -05:00
llvm.amdgcn.ubfe.ll
AMDGPU/GlobalISel: Handle sbfe/ubfe intrinsic
2020-02-17 09:20:13 -05:00
llvm.amdgcn.udot2.ll
[AMDGPU] Remove dubious logic in bidirectional list scheduler
2020-02-28 21:35:34 +00:00
llvm.amdgcn.udot4.ll
AMDGPU/GlobalISel: Fix incorrect VOP3P fneg folding
2020-02-24 21:20:35 -05:00
llvm.amdgcn.udot8.ll
AMDGPU/GlobalISel: Fix incorrect VOP3P fneg folding
2020-02-24 21:20:35 -05:00
llvm.amdgcn.update.dpp.ll
[AMDGPU] Remove dubious logic in bidirectional list scheduler
2020-02-28 21:35:34 +00:00
llvm.amdgcn.workgroup.id.ll
AMDGPU/GlobalISel: Remove manual store select code
2019-08-01 03:52:40 +00:00
llvm.amdgcn.workitem.id.ll
AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store
2020-01-27 07:13:56 -08:00
llvm.amdgcn.wqm.ll
AMDGPU/GlobalISel: Select wqm, softwqm and wwm intrinsics
2020-01-24 13:06:44 -08:00
llvm.amdgcn.wqm.vote.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.wqm.vote
2020-01-07 10:15:29 -05:00
llvm.amdgcn.wwm.ll
AMDGPU/GlobalISel: Select wqm, softwqm and wwm intrinsics
2020-01-24 13:06:44 -08:00
llvm.trap.ll
AMDGPU/GlobalISel: Support llvm.trap and llvm.debugtrap intrinsics
2020-03-05 08:16:57 +05:30
localizer.ll
GlobalISel: Allow running localizer earlier
2020-02-17 11:24:06 -08:00
memory-legalizer-atomic-fence.ll
AMDGPU/GlobalISel: Select G_FENCE
2019-07-02 14:17:38 +00:00
mubuf-global.ll
Revert "Revert "[GlobalISel][Localizer] Enable intra-block localization of already-local uses.""
2020-03-06 21:35:08 -08:00
mul.ll
[AMDGPU] Add Scratch Wave Offset to Scratch Buffer Descriptor in entry functions
2020-03-19 15:35:16 -04:00
mul.v2i16.ll
AMDGPU/GlobalISel: Use packed for G_ADD/G_SUB/G_MUL v2s16
2020-02-25 11:20:35 -05:00
no-legalize-atomic.mir
…
read_register.ll
GlobalISel: Handle llvm.read_register
2020-01-09 17:37:52 -05:00
readcyclecounter.ll
AMDGPU/GlobalISel: Legalize G_READCYCLECOUNTER
2020-01-06 19:16:32 -05:00
regbankselect-add.s16.mir
AMDGPU/GlobalISel: Fix mishandling SGPR v2s16 add/sub/mul
2020-03-09 22:51:54 -04:00
regbankselect-add.s32.mir
AMDGPU/GlobalISel: Fix mishandling SGPR v2s16 add/sub/mul
2020-03-09 22:51:54 -04:00
regbankselect-add.v2s16.mir
AMDGPU/GlobalISel: Avoid illegal vector exts for add/sub/mul
2020-03-09 23:42:17 -04:00
regbankselect-amdgcn-exp-compr.mir
AMDGPU/GlobalISel: Fix RegBanKSelect for llvm.amdgcn.exp.compr
2020-01-23 13:30:46 -08:00
regbankselect-amdgcn-exp.mir
Reapply r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"
2019-09-19 16:26:14 +00:00
regbankselect-amdgcn-s-buffer-load.mir
AMDGPU/GlobalISel: Fix move s.buffer.load to VALU
2020-02-07 07:19:01 -08:00
regbankselect-amdgcn.class.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-amdgcn.cvt.pkrtz.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-amdgcn.div.fmas.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-amdgcn.div.scale.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-amdgcn.ds.append.mir
AMDGPU/GlobalISel: Select DS append/consume
2020-01-17 20:09:53 -05:00
regbankselect-amdgcn.ds.bpermute.mir
…
regbankselect-amdgcn.ds.consume.mir
AMDGPU/GlobalISel: Select DS append/consume
2020-01-17 20:09:53 -05:00
regbankselect-amdgcn.ds.fmax.mir
…
regbankselect-amdgcn.ds.fmin.mir
…
regbankselect-amdgcn.ds.gws.init.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.ds.gws.sema.v.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.ds.ordered.add.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.ds.ordered.swap.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.ds.permute.mir
…
regbankselect-amdgcn.ds.swizzle.mir
Reapply r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"
2019-09-19 16:26:14 +00:00
regbankselect-amdgcn.else.32.mir
AMDGPU/GlobalISel: Fix RegBankSelect for amdgcn.else
2019-09-13 03:55:49 +00:00
regbankselect-amdgcn.else.64.mir
AMDGPU/GlobalISel: Fix RegBankSelect for amdgcn.else
2019-09-13 03:55:49 +00:00
regbankselect-amdgcn.fcmp.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-amdgcn.fmul.legacy.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-amdgcn.groupstaticsize.mir
…
regbankselect-amdgcn.icmp.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-amdgcn.image.load.1d.ll
AMDGPU/GlobalISel: Legalize non-a16 non-NSA images
2020-03-17 10:02:09 -04:00
regbankselect-amdgcn.image.sample.1d.ll
AMDGPU/GlobalISel: Legalize non-a16 non-NSA images
2020-03-17 10:02:09 -04:00
regbankselect-amdgcn.interp.mov.mir
AMDGPU/GlobalISel: RegBankSelect interp intrinsics
2020-01-22 09:01:34 -05:00
regbankselect-amdgcn.interp.p1.f16.mir
AMDGPU/GlobalISel: RegBankSelect interp intrinsics
2020-01-22 09:01:34 -05:00
regbankselect-amdgcn.interp.p1.mir
AMDGPU/GlobalISel: RegBankSelect interp intrinsics
2020-01-22 09:01:34 -05:00
regbankselect-amdgcn.interp.p2.f16.mir
AMDGPU/GlobalISel: RegBankSelect interp intrinsics
2020-01-22 09:01:34 -05:00
regbankselect-amdgcn.interp.p2.mir
AMDGPU/GlobalISel: RegBankSelect interp intrinsics
2020-01-22 09:01:34 -05:00
regbankselect-amdgcn.kernarg.segment.ptr.mir
…
regbankselect-amdgcn.kill.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
regbankselect-amdgcn.mfma.mir
AMDGPU/GlobalISel: Add AGPR bank and RegBankSelect mfma intrinsics
2019-12-01 22:15:48 -08:00
regbankselect-amdgcn.ps.live.mir
AMDDGPU/GlobalISel: Fix RegBankSelect for llvm.amdgcn.ps.live
2020-01-20 23:21:53 -05:00
regbankselect-amdgcn.raw.buffer.load.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.raw.buffer.load
2020-01-27 12:49:23 -05:00
regbankselect-amdgcn.readfirstlane.mir
AMDGPU/GlobalISel: RegBankSelect for readlane/readfirstlane
2019-07-01 16:19:39 +00:00
regbankselect-amdgcn.readlane.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.s.buffer.load.ll
AMDGPU/GlobalISel: Insert readfirstlane on SGPR returns
2020-03-10 11:18:48 -04:00
regbankselect-amdgcn.s.buffer.load.mir
AMDGPU/GlobalISel: Fix move s.buffer.load to VALU
2020-02-07 07:19:01 -08:00
regbankselect-amdgcn.s.get.waveid.in.workgroup.mir
…
regbankselect-amdgcn.s.getpc.mir
…
regbankselect-amdgcn.s.getreg.mir
…
regbankselect-amdgcn.s.memrealtime.mir
…
regbankselect-amdgcn.s.memtime.mir
…
regbankselect-amdgcn.s.sendmsg.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.s.sendmsghalt.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.struct.buffer.load.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.struct.buffer.load
2020-01-27 13:05:55 -05:00
regbankselect-amdgcn.struct.buffer.store.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.struct.buffer.store[.format]
2020-01-27 15:00:21 -05:00
regbankselect-amdgcn.update.dpp.mir
…
regbankselect-amdgcn.wqm.mir
AMDGPU/GlobalISel: Select wqm, softwqm and wwm intrinsics
2020-01-24 13:06:44 -08:00
regbankselect-amdgcn.wqm.vote.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
regbankselect-amdgcn.writelane.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.wwm.mir
AMDGPU/GlobalISel: Select wqm, softwqm and wwm intrinsics
2020-01-24 13:06:44 -08:00
regbankselect-amdgpu-ffbh-u32.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-and-s1.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-and.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-anyext.mir
AMDGPU/GlobalISel: Fix handling of G_ANYEXT with s1 source
2020-03-16 12:59:54 -04:00
regbankselect-ashr.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-atomic-cmpxchg.mir
…
regbankselect-atomicrmw-add.mir
…
regbankselect-atomicrmw-and.mir
AMDGPU/GlobalISel: Fix broken tests
2019-07-22 13:33:11 +00:00
regbankselect-atomicrmw-fadd.mir
AMDGPU/GlobalISel: Handle G_ATOMICRMW_FADD
2019-08-01 03:33:15 +00:00
regbankselect-atomicrmw-max.mir
AMDGPU/GlobalISel: Fix broken tests
2019-07-22 13:33:11 +00:00
regbankselect-atomicrmw-min.mir
AMDGPU/GlobalISel: Fix broken tests
2019-07-22 13:33:11 +00:00
regbankselect-atomicrmw-or.mir
AMDGPU/GlobalISel: Fix broken tests
2019-07-22 13:33:11 +00:00
regbankselect-atomicrmw-sub.mir
AMDGPU/GlobalISel: Fix broken tests
2019-07-22 13:33:11 +00:00
regbankselect-atomicrmw-umax.mir
AMDGPU/GlobalISel: Fix broken tests
2019-07-22 13:33:11 +00:00
regbankselect-atomicrmw-umin.mir
AMDGPU/GlobalISel: Fix broken tests
2019-07-22 13:33:11 +00:00
regbankselect-atomicrmw-xchg.mir
AMDGPU/GlobalISel: Fix broken tests
2019-07-22 13:33:11 +00:00
regbankselect-atomicrmw-xor.mir
AMDGPU/GlobalISel: Fix broken tests
2019-07-22 13:33:11 +00:00
regbankselect-bitcast.mir
…
regbankselect-bitreverse.mir
AMDGPU/GlobalISel: Select G_BITREVERSE
2019-09-04 20:46:31 +00:00
regbankselect-block-addr.mir
[Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing
2019-09-11 11:16:48 +00:00
regbankselect-brcond.mir
AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result
2020-01-31 20:29:41 -05:00
regbankselect-bswap.mir
AMDGPU/GlobalISel: Handle G_BSWAP
2020-02-14 09:09:44 -08:00
regbankselect-build-vector-trunc.mir
AMDGPU/GlobalISel: Legalize G_BUILD_VECTOR_TRUNC
2019-09-09 17:04:18 +00:00
regbankselect-build-vector-trunc.v2s16.mir
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
regbankselect-build-vector.mir
AMDGPU/GlobalISel: Fix RegBankSelect for G_BUILD_VECTOR
2019-07-01 13:40:17 +00:00
regbankselect-concat-vector.mir
AMDGPU/GlobalISel: RegBankSelect for G_CONCAT_VECTORS
2019-07-15 17:20:40 +00:00
regbankselect-constant.mir
AMDGPU/GlobalISel: Fix RegBankSelect for sendmsg intrinsics
2019-10-06 01:37:34 +00:00
regbankselect-copy.mir
AMDGPU/GlobalISel: Manually RegBankSelect copies
2020-03-11 11:12:12 -04:00
regbankselect-ctlz-zero-undef.mir
GlobalISel: Fix narrowScalar for G_{CTLZ|CTTZ}_ZERO_UNDEF
2020-02-09 19:02:38 -05:00
regbankselect-ctpop.mir
AMDGPU/GlobalISel: Split 64-bit G_CTPOP in RegBankSelect
2020-02-09 18:39:33 -05:00
regbankselect-cttz-zero-undef.mir
GlobalISel: Fix narrowScalar for G_{CTLZ|CTTZ}_ZERO_UNDEF
2020-02-09 19:02:38 -05:00
regbankselect-default.mir
…
regbankselect-extract-vector-elt.mir
AMDGPU/GlobalISel: Fold constant offset vector extract indexes
2020-01-22 10:50:59 -05:00
regbankselect-extract.mir
AMDGPU/GlobalISel: Fix RegBankSelect for 1024-bit values
2019-10-02 01:02:14 +00:00
regbankselect-fabs.mir
…
regbankselect-fadd.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fcanonicalize.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fceil.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fcmp.mir
…
regbankselect-fexp2.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-flog2.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fma.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fmul.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fneg.mir
…
regbankselect-fpext.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fptosi.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fptoui.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fptrunc.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-frame-index.mir
AMDGPU/GlobalISel: Assume VGPR for G_FRAME_INDEX
2019-10-02 01:02:24 +00:00
regbankselect-frint.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fshr.mir
AMDGPU/GlobalISel: Basic legalize rules for G_FSHR
2020-03-30 11:53:01 -07:00
regbankselect-fsqrt.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fsub.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-icmp.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-icmp.s16.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-illegal-copy.mir
Revert "Revert "Reland "[Support] make report_fatal_error abort instead of exit"""
2020-02-13 10:16:06 -08:00
regbankselect-insert-vector-elt.mir
AMDGPU/GlobalISel: Keep G_BITCAST out of waterfall loop
2020-01-22 11:16:19 -05:00
regbankselect-insert.mir
…
regbankselect-intrinsic-trunc.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-inttoptr.mir
…
regbankselect-load.mir
[AMDGPU] Fix CHECK lines
2020-04-03 10:07:21 +01:00
regbankselect-lshr.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-merge-values.mir
…
regbankselect-mul.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-or.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-phi-s1.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-phi.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-ptr-add.mir
[globalisel] Rename G_GEP to G_PTR_ADD
2019-11-05 10:31:17 -08:00
regbankselect-ptrtoint.mir
…
regbankselect-reg-sequence.mir
…
regbankselect-sadde.mir
AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result
2020-01-31 20:29:41 -05:00
regbankselect-select.mir
AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result
2020-01-31 20:29:41 -05:00
regbankselect-sext-inreg.mir
AMDGPU/GlobalISel: Do a better job splitting 64-bit G_SEXT_INREG
2020-02-04 13:23:53 -08:00
regbankselect-sext.mir
AMDGPU/GlobalISel: Fix handling of G_ANYEXT with s1 source
2020-03-16 12:59:54 -04:00
regbankselect-sextload.mir
AMDPGPU/GlobalISel: Select more MUBUF global addressing modes
2020-01-27 07:28:36 -08:00
regbankselect-shl.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-shuffle-vector.mir
AMDGPU/GlobalISel: Fix RegBankSelect for G_SHUFFLE_VECTOR
2020-02-17 15:11:25 -05:00
regbankselect-sitofp.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-smax.mir
AMDGPU/GlobalISel: Fix SALU mapping for v2s16 min/max
2020-02-21 14:02:16 -05:00
regbankselect-smin.mir
AMDGPU/GlobalISel: Fix SALU mapping for v2s16 min/max
2020-02-21 14:02:16 -05:00
regbankselect-smulh.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-ssube.mir
AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result
2020-01-31 20:29:41 -05:00
regbankselect-sub.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-trunc.mir
AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result
2020-01-31 20:29:41 -05:00
regbankselect-uadde.mir
AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result
2020-01-31 20:29:41 -05:00
regbankselect-uaddo.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
regbankselect-uitofp.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-umax.mir
AMDGPU/GlobalISel: Fix SALU mapping for v2s16 min/max
2020-02-21 14:02:16 -05:00
regbankselect-umin.mir
AMDGPU/GlobalISel: Fix SALU mapping for v2s16 min/max
2020-02-21 14:02:16 -05:00
regbankselect-umulh.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-unmerge-values.mir
…
regbankselect-usube.mir
AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result
2020-01-31 20:29:41 -05:00
regbankselect-usubo.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
regbankselect-xor.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-zext.mir
AMDGPU/GlobalISel: Fix handling of G_ANYEXT with s1 source
2020-03-16 12:59:54 -04:00
regbankselect-zextload.mir
AMDPGPU/GlobalISel: Select more MUBUF global addressing modes
2020-01-27 07:28:36 -08:00
regbankselect.mir
AMDPGPU/GlobalISel: Select more MUBUF global addressing modes
2020-01-27 07:28:36 -08:00
ret.ll
AMDGPU/GlobalISel: Handle most function return types
2019-07-26 02:36:05 +00:00
sdiv.i32.ll
AMDGPU/GlobalISel: Custom lower 32-bit G_SDIV/G_SREM
2020-02-17 15:09:51 -05:00
shader-epilogs.ll
…
shlN_add.ll
AMDGPU/GlobalISel: Start matching s_lshlN_add_u32 instructions
2020-03-09 12:36:51 -07:00
smrd.ll
[AMDGPU] Handle SMRD signed offset immediate
2020-04-02 17:41:52 -07:00
srem.i32.ll
AMDGPU/GlobalISel: Custom lower 32-bit G_SDIV/G_SREM
2020-02-17 15:09:51 -05:00
trunc.ll
GlobalISel: Implement fewerElementsVector for G_TRUNC
2020-03-10 15:17:20 -07:00
udiv.i32.ll
AMDGPU/GlobalISel: Introduce post-legalize combiner
2020-02-24 22:12:12 -05:00
udiv.i64.ll
AMDGPU: Remove denormal subtarget features
2020-04-02 17:17:12 -04:00
urem.i32.ll
AMDGPU/GlobalISel: Introduce post-legalize combiner
2020-02-24 22:12:12 -05:00
urem.i64.ll
AMDGPU: Remove denormal subtarget features
2020-04-02 17:17:12 -04:00
write_register.ll
GlobalISel: Lower G_WRITE_REGISTER
2020-01-29 06:48:24 -08:00
xnor.ll
AMDGPU/GlobalISel: Fix xnor matching
2020-02-21 11:42:49 -05:00