a1710eb3cd
The LIT test cases were migrated with the script provided by Nikita Popov. No manual changes were made. Committed without review since no functional changes, after consultation with uweigand.
166 lines
4.5 KiB
LLVM
166 lines
4.5 KiB
LLVM
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z14 | FileCheck %s -check-prefixes=CHECK,Z14
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z15 | FileCheck %s -check-prefixes=CHECK,Z15
|
|
;
|
|
; Check that int-to-fp conversions from a narrower type get a vector extension.
|
|
|
|
define void @fun0(<2 x i8> %Src, ptr %Dst) {
|
|
; CHECK-LABEL: fun0:
|
|
; CHECK: vuphb %v0, %v24
|
|
; CHECK-NEXT: vuphh %v0, %v0
|
|
; CHECK-NEXT: vuphf %v0, %v0
|
|
; CHECK-NEXT: vcdgb %v0, %v0, 0, 0
|
|
; CHECK-NEXT: vst %v0, 0(%r2), 3
|
|
; CHECK-NEXT: br %r14
|
|
%c = sitofp <2 x i8> %Src to <2 x double>
|
|
store <2 x double> %c, ptr %Dst
|
|
ret void
|
|
}
|
|
|
|
define void @fun1(<2 x i16> %Src, ptr %Dst) {
|
|
; CHECK-LABEL: fun1:
|
|
; CHECK: vuphh %v0, %v24
|
|
; CHECK-NEXT: vuphf %v0, %v0
|
|
; CHECK-NEXT: vcdgb %v0, %v0, 0, 0
|
|
; CHECK-NEXT: vst %v0, 0(%r2), 3
|
|
; CHECK-NEXT: br %r14
|
|
%c = sitofp <2 x i16> %Src to <2 x double>
|
|
store <2 x double> %c, ptr %Dst
|
|
ret void
|
|
}
|
|
|
|
define void @fun2(<2 x i32> %Src, ptr %Dst) {
|
|
; CHECK-LABEL: fun2:
|
|
; CHECK: vuphf %v0, %v24
|
|
; CHECK-NEXT: vcdgb %v0, %v0, 0, 0
|
|
; CHECK-NEXT: vst %v0, 0(%r2), 3
|
|
; CHECK-NEXT: br %r14
|
|
%c = sitofp <2 x i32> %Src to <2 x double>
|
|
store <2 x double> %c, ptr %Dst
|
|
ret void
|
|
}
|
|
|
|
define void @fun3(<4 x i16> %Src, ptr %Dst) {
|
|
; CHECK-LABEL: fun3:
|
|
|
|
; Z14: vuphh %v0, %v24
|
|
; Z14-NEXT: vlgvf %r0, %v0, 3
|
|
; Z14-NEXT: cefbr %f1, %r0
|
|
; Z14-NEXT: vlgvf %r0, %v0, 2
|
|
; Z14-NEXT: cefbr %f2, %r0
|
|
; Z14-NEXT: vlgvf %r0, %v0, 1
|
|
; Z14-NEXT: vmrhf %v1, %v2, %v1
|
|
; Z14-NEXT: cefbr %f2, %r0
|
|
; Z14-NEXT: vlgvf %r0, %v0, 0
|
|
; Z14-NEXT: cefbr %f0, %r0
|
|
; Z14-NEXT: vmrhf %v0, %v0, %v2
|
|
; Z14-NEXT: vmrhg %v0, %v0, %v1
|
|
; Z14-NEXT: vst %v0, 0(%r2), 3
|
|
; Z14-NEXT: br %r14
|
|
|
|
; Z15: vuphh %v0, %v24
|
|
; Z15-NEXT: vcefb %v0, %v0, 0, 0
|
|
; Z15-NEXT: vst %v0, 0(%r2), 3
|
|
; Z15-NEXT: br %r14
|
|
%c = sitofp <4 x i16> %Src to <4 x float>
|
|
store <4 x float> %c, ptr %Dst
|
|
ret void
|
|
}
|
|
|
|
define void @fun4(<2 x i8> %Src, ptr %Dst) {
|
|
; CHECK-LABEL: fun4:
|
|
; CHECK: larl %r1, .LCPI4_0
|
|
; CHECK-NEXT: vl %v0, 0(%r1), 3
|
|
; CHECK-NEXT: vperm %v0, %v0, %v24, %v0
|
|
; CHECK-NEXT: vcdlgb %v0, %v0, 0, 0
|
|
; CHECK-NEXT: vst %v0, 0(%r2), 3
|
|
; CHECK-NEXT: br %r14
|
|
%c = uitofp <2 x i8> %Src to <2 x double>
|
|
store <2 x double> %c, ptr %Dst
|
|
ret void
|
|
}
|
|
|
|
define void @fun5(<2 x i16> %Src, ptr %Dst) {
|
|
; CHECK-LABEL: fun5:
|
|
; CHECK: larl %r1, .LCPI5_0
|
|
; CHECK-NEXT: vl %v0, 0(%r1), 3
|
|
; CHECK-NEXT: vperm %v0, %v0, %v24, %v0
|
|
; CHECK-NEXT: vcdlgb %v0, %v0, 0, 0
|
|
; CHECK-NEXT: vst %v0, 0(%r2), 3
|
|
; CHECK-NEXT: br %r14
|
|
%c = uitofp <2 x i16> %Src to <2 x double>
|
|
store <2 x double> %c, ptr %Dst
|
|
ret void
|
|
}
|
|
|
|
define void @fun6(<2 x i32> %Src, ptr %Dst) {
|
|
; CHECK-LABEL: fun6:
|
|
; CHECK: vuplhf %v0, %v24
|
|
; CHECK-NEXT: vcdlgb %v0, %v0, 0, 0
|
|
; CHECK-NEXT: vst %v0, 0(%r2), 3
|
|
; CHECK-NEXT: br %r14
|
|
%c = uitofp <2 x i32> %Src to <2 x double>
|
|
store <2 x double> %c, ptr %Dst
|
|
ret void
|
|
}
|
|
|
|
define void @fun7(<4 x i16> %Src, ptr %Dst) {
|
|
; CHECK-LABEL: fun7:
|
|
|
|
; Z14: vuplhh %v0, %v24
|
|
; Z14-NEXT: vlgvf %r0, %v0, 3
|
|
; Z14-NEXT: celfbr %f1, 0, %r0, 0
|
|
; Z14-NEXT: vlgvf %r0, %v0, 2
|
|
; Z14-NEXT: celfbr %f2, 0, %r0, 0
|
|
; Z14-NEXT: vlgvf %r0, %v0, 1
|
|
; Z14-NEXT: vmrhf %v1, %v2, %v1
|
|
; Z14-NEXT: celfbr %f2, 0, %r0, 0
|
|
; Z14-NEXT: vlgvf %r0, %v0, 0
|
|
; Z14-NEXT: celfbr %f0, 0, %r0, 0
|
|
; Z14-NEXT: vmrhf %v0, %v0, %v2
|
|
; Z14-NEXT: vmrhg %v0, %v0, %v1
|
|
; Z14-NEXT: vst %v0, 0(%r2), 3
|
|
; Z14-NEXT: br %r14
|
|
|
|
; Z15: vuplhh %v0, %v24
|
|
; Z15-NEXT: vcelfb %v0, %v0, 0, 0
|
|
; Z15-NEXT: vst %v0, 0(%r2), 3
|
|
; Z15-NEXT: br %r14
|
|
%c = uitofp <4 x i16> %Src to <4 x float>
|
|
store <4 x float> %c, ptr %Dst
|
|
ret void
|
|
}
|
|
|
|
; Test that this does not crash but results in scalarized conversions.
|
|
define void @fun8(<2 x i64> %dwords, ptr %ptr) {
|
|
; CHECK-LABEL: fun8
|
|
; CHECK: vlgvg
|
|
; CHECK: cxlgbr
|
|
%conv = uitofp <2 x i64> %dwords to <2 x fp128>
|
|
store <2 x fp128> %conv, ptr %ptr
|
|
ret void
|
|
}
|
|
|
|
; Test that this results in vectorized conversions.
|
|
define void @fun9(ptr %Src, ptr %ptr) {
|
|
; CHECK-LABEL: fun9
|
|
; Z15: larl %r1, .LCPI9_0
|
|
; Z15-NEXT: vl %v0, 16(%r2), 4
|
|
; Z15-NEXT: vl %v1, 0(%r2), 4
|
|
; Z15-NEXT: vl %v2, 0(%r1), 3
|
|
; Z15-NEXT: vperm %v2, %v2, %v1, %v2
|
|
; Z15-NEXT: vuplhh %v1, %v1
|
|
; Z15-NEXT: vuplhh %v0, %v0
|
|
; Z15-NEXT: vcelfb %v2, %v2, 0, 0
|
|
; Z15-NEXT: vcelfb %v1, %v1, 0, 0
|
|
; Z15-NEXT: vcelfb %v0, %v0, 0, 0
|
|
; Z15-NEXT: vsteg %v0, 32(%r3), 0
|
|
; Z15-NEXT: vst %v2, 16(%r3), 4
|
|
; Z15-NEXT: vst %v1, 0(%r3), 4
|
|
; Z15-NEXT: br %r14
|
|
|
|
%Val = load <10 x i16>, ptr %Src
|
|
%conv = uitofp <10 x i16> %Val to <10 x float>
|
|
store <10 x float> %conv, ptr %ptr
|
|
ret void
|
|
}
|